Can Electric read in VHDL source files

[amal banerjee]

I am new to the Electric tool. I am curious to know if Electric can read in
a
standard VHDL circuit file, and simulate it, or generate the netlist. Could
someone please provide some pointers in this regard ? thanks in advance
for your help.

_______________________________________________
Discuss-gnu-electric mailing list
Discuss-gnu-electric@gnu.org
http://lists.gnu.org/mailman/listinfo/discuss-gnu-electric