My memory is shot. Could the person who had the Plan 9 FPGA interface for the Virtex 4 please drop me a note, and also the person that was interested in trying to finish the GSoC cell port (perhaps the same person, I don't know, last week was a blur).
Thanks,
-eric
