On Tue, Jul 25, 2017 at 5:17 AM, Xiangliang.Yu <xiangliang...@amd.com> wrote:
> From: Frank Min <frank....@amd.com>
>
> Interrupt enable is contained in vce init table and this register could
> not be accessed in secure ASICs, so just remove it.
>
> Signed-off-by: Frank Min <frank....@amd.com>
> Signed-off-by: Xiangliang.Yu <xiangliang...@amd.com>
Acked-by: Alex Deucher <alexander.deuc...@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/vce_v4_0.c | 10 ++++++----
> 1 file changed, 6 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> index 28532e3..9e0050d 100644
> --- a/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
> @@ -992,11 +992,13 @@ static int vce_v4_0_set_interrupt_state(struct
> amdgpu_device *adev,
> {
> uint32_t val = 0;
>
> - if (state == AMDGPU_IRQ_STATE_ENABLE)
> - val |= VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK;
> + if (!amdgpu_sriov_vf(adev)) {
> + if (state == AMDGPU_IRQ_STATE_ENABLE)
> + val |=
> VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK;
>
> - WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_SYS_INT_EN), val,
> - ~VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK);
> + WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_SYS_INT_EN), val,
> +
> ~VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK);
> + }
> return 0;
> }
>
> --
> 2.7.4
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
