[AMD Official Use Only - AMD Internal Distribution Only]

Reviewed-by: Leo Liu <leo....@amd.com>

> -----Original Message-----
> From: amd-gfx <amd-gfx-boun...@lists.freedesktop.org> On Behalf Of
> Sonny Jiang
> Sent: September 18, 2025 1:13 PM
> To: amd-gfx@lists.freedesktop.org
> Cc: Jiang, Sonny <sonny.ji...@amd.com>
> Subject: [PATCH] drm/amdgpu: Update amdgpu_vcn5_fw_shared for
> vcn_5_0_1
>
> Align vcn5_fw_shared structure with FW
>
> Signed-off-by: Sonny Jiang <sonny.ji...@amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h
> b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h
> index bebfc2b34afe..dc8a17bcc3c8 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h
> @@ -501,7 +501,7 @@ struct amdgpu_vcn5_fw_shared {
>       struct amdgpu_fw_shared_rb_setup rb_setup;
>       struct amdgpu_fw_shared_smu_interface_info smu_dpm_interface;
>       struct amdgpu_fw_shared_drm_key_wa drm_key_wa;
> -     uint8_t pad3[9];
> +     uint8_t pad3[404];
>  };
>
>  #define VCN_BLOCK_ENCODE_DISABLE_MASK 0x80
> --
> 2.51.0

Reply via email to