[AMD Official Use Only - AMD Internal Distribution Only]

Series is :
Reviewed-by: Jesse Zhang <[email protected]>

> -----Original Message-----
> From: amd-gfx <[email protected]> On Behalf Of Alex
> Deucher
> Sent: Thursday, January 29, 2026 12:35 PM
> To: [email protected]
> Cc: Deucher, Alexander <[email protected]>
> Subject: [PATCH 3/3] drm/amdgpu/gfx12: fix wptr reset in KGQ init
>
> wptr is a 64 bit value and we need to update the full value, not just 32 
> bits. Align with
> what we already do for KCQs.
>
> Signed-off-by: Alex Deucher <[email protected]>
> ---
>  drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> index 9e48045b036a4..d8ab93c82366d 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> @@ -3096,7 +3096,7 @@ static int gfx_v12_0_kgq_init_queue(struct amdgpu_ring
> *ring, bool reset)
>                       memcpy_toio(mqd, adev->gfx.me.mqd_backup[mqd_idx],
> sizeof(*mqd));
>               /* reset the ring */
>               ring->wptr = 0;
> -             *ring->wptr_cpu_addr = 0;
> +             atomic64_set((atomic64_t *)ring->wptr_cpu_addr, 0);
>               amdgpu_ring_clear_ring(ring);
>       }
>
> --
> 2.52.0

Reply via email to