Reviewed-by: Evan Quan <[email protected]>

-----Original Message-----
From: amd-gfx <[email protected]> On Behalf Of Alex Deucher
Sent: Tuesday, February 4, 2020 10:10 PM
To: [email protected]
Cc: Deucher, Alexander <[email protected]>
Subject: [PATCH] drm/amdgpu: update default voltage for boot od table for navi1x

It needed to be updated as well so it will show the proper values
if you reset to the defaults.

Bug: 
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Fgitlab.freedesktop.org%2Fdrm%2Famd%2Fissues%2F1020&amp;data=02%7C01%7Cevan.quan%40amd.com%7C3d32affae9634cd9a06808d7a97be32e%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637164221945744530&amp;sdata=3NpVEkdhWr6DnFixPlV91OFPCwvpyjCA3n5vTJu3tFg%3D&amp;reserved=0
Signed-off-by: Alex Deucher <[email protected]>
---
 drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c 
b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
index 2c8c4cbce548..19a9846b730e 100644
--- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
@@ -1977,7 +1977,7 @@ static int navi10_setup_od_limits(struct smu_context 
*smu) {
 }
 
 static int navi10_set_default_od_settings(struct smu_context *smu, bool 
initialize) {
-       OverDriveTable_t *od_table;
+       OverDriveTable_t *od_table, *boot_od_table;
        int ret = 0;
 
        ret = smu_v11_0_set_default_od_settings(smu, initialize, 
sizeof(OverDriveTable_t));
@@ -1985,6 +1985,7 @@ static int navi10_set_default_od_settings(struct 
smu_context *smu, bool initiali
                return ret;
 
        od_table = (OverDriveTable_t *)smu->smu_table.overdrive_table;
+       boot_od_table = (OverDriveTable_t *)smu->smu_table.boot_overdrive_table;
        if (initialize) {
                ret = navi10_setup_od_limits(smu);
                if (ret) {
@@ -1998,6 +1999,8 @@ static int navi10_set_default_od_settings(struct 
smu_context *smu, bool initiali
                                                                                
od_table->GfxclkFreq1);
                                if (ret)
                                        od_table->GfxclkVolt1 = 0;
+                               if (boot_od_table)
+                                       boot_od_table->GfxclkVolt1 = 
od_table->GfxclkVolt1;
                        }
 
                        if (!od_table->GfxclkVolt2) {
@@ -2006,6 +2009,8 @@ static int navi10_set_default_od_settings(struct 
smu_context *smu, bool initiali
                                                                                
od_table->GfxclkFreq2);
                                if (ret)
                                        od_table->GfxclkVolt2 = 0;
+                               if (boot_od_table)
+                                       boot_od_table->GfxclkVolt2 = 
od_table->GfxclkVolt2;
                        }
 
                        if (!od_table->GfxclkVolt3) {
@@ -2014,6 +2019,8 @@ static int navi10_set_default_od_settings(struct 
smu_context *smu, bool initiali
                                                                                
od_table->GfxclkFreq3);
                                if (ret)
                                        od_table->GfxclkVolt3 = 0;
+                               if (boot_od_table)
+                                       boot_od_table->GfxclkVolt3 = 
od_table->GfxclkVolt3;
                        }
                }
        }
-- 
2.24.1

_______________________________________________
amd-gfx mailing list
[email protected]
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=02%7C01%7Cevan.quan%40amd.com%7C3d32affae9634cd9a06808d7a97be32e%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637164221945744530&amp;sdata=RROln5GBKsBYmJtggV5szkEESSIRXqWiPfkcl4kUSkM%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

Reply via email to