[AMD Official Use Only]

Reviewed-by: Kevin Wang <kevinyang.w...@amd.com>

Best Regards,
Kevin

________________________________
From: amd-gfx <amd-gfx-boun...@lists.freedesktop.org> on behalf of Guchun Chen 
<guchun.c...@amd.com>
Sent: Friday, November 26, 2021 1:12 PM
To: amd-gfx@lists.freedesktop.org <amd-gfx@lists.freedesktop.org>; Deucher, 
Alexander <alexander.deuc...@amd.com>; Koenig, Christian 
<christian.koe...@amd.com>; Pan, Xinhui <xinhui....@amd.com>
Cc: Chen, Guchun <guchun.c...@amd.com>
Subject: [PATCH] drm/amdgpu: fix the missed handling for SDMA2 and SDMA3

There is no base reg offset or ip_version set for SDMA2
and SDMA3 on SIENNA_CICHLID, so add them.

Signed-off-by: Guchun Chen <guchun.c...@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c 
b/drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c
index f6fae79203ee..ea00090b3fb3 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c
@@ -157,6 +157,8 @@ static int hw_id_map[MAX_HWIP] = {
         [HDP_HWIP]      = HDP_HWID,
         [SDMA0_HWIP]    = SDMA0_HWID,
         [SDMA1_HWIP]    = SDMA1_HWID,
+       [SDMA2_HWIP]    = SDMA2_HWID,
+       [SDMA3_HWIP]    = SDMA3_HWID,
         [MMHUB_HWIP]    = MMHUB_HWID,
         [ATHUB_HWIP]    = ATHUB_HWID,
         [NBIO_HWIP]     = NBIF_HWID,
--
2.17.1

Reply via email to