From: Sonny Jiang <sonny.ji...@amd.com>

Most of the tiles can be power/clock gated.

Reviewed-by: Sonny Jiang <sonny.ji...@amd.com>
Signed-off-by: Leo Liu <leo....@amd.com>
Signed-off-by: Alex Deucher <alexander.deuc...@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/soc21.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/soc21.c 
b/drivers/gpu/drm/amd/amdgpu/soc21.c
index d738635ecf1d..c95dcbb1d5a3 100644
--- a/drivers/gpu/drm/amd/amdgpu/soc21.c
+++ b/drivers/gpu/drm/amd/amdgpu/soc21.c
@@ -482,8 +482,10 @@ static int soc21_common_early_init(void *handle)
        case IP_VERSION(11, 0, 0):
                adev->cg_flags = AMD_CG_SUPPORT_GFX_CGCG |
                        AMD_CG_SUPPORT_GFX_CGLS |
-                       AMD_CG_SUPPORT_REPEATER_FGCG;
-               adev->pg_flags = AMD_PG_SUPPORT_ATHUB |
+                       AMD_CG_SUPPORT_REPEATER_FGCG |
+                       AMD_CG_SUPPORT_VCN_MGCG;
+               adev->pg_flags = AMD_PG_SUPPORT_VCN |
+                       AMD_PG_SUPPORT_ATHUB |
                        AMD_PG_SUPPORT_MMHUB;
                adev->external_rev_id = adev->rev_id + 0x1; // TODO: need update
                break;
-- 
2.35.1

Reply via email to