I tracked down the issue a bit more:
If I insert something between two reads of the DDR memory in my kernel
module (I inserted a pr_info("test")), the value is refreshed.
Maybe there is a possiblity to invalidate the cache? I will investigate
more.
Thanks
--
For more options, visit http://beagleboard.org/discuss
---
You received this message because you are subscribed to the Google Groups
"BeagleBoard" group.
To unsubscribe from this group and stop receiving emails from it, send an email
to [email protected].
For more options, visit https://groups.google.com/d/optout.
