tree 14813ddce4d8897b40cc8b3a2f76ace3ac58b36f
parent dc37db4d8cb376bb67c6357c50d707ced3d71c39
author Andi Kleen <[EMAIL PROTECTED]> Sun, 17 Apr 2005 05:25:05 -0700
committer Linus Torvalds <[EMAIL PROTECTED]> Sun, 17 Apr 2005 05:25:05 -0700
[PATCH] x86_64: Support constantly ticking TSCs
On Intel Noconas the TSC ticks with a constant frequency. Don't scale the
factor used by udelay when cpufreq changes the frequency.
This generalizes an earlier patch by Intel for this.
Cc: <[EMAIL PROTECTED]>
Signed-off-by: Andi Kleen <[EMAIL PROTECTED]>
Signed-off-by: Andrew Morton <[EMAIL PROTECTED]>
Signed-off-by: Linus Torvalds <[EMAIL PROTECTED]>
x86_64/kernel/setup.c | 5 ++++-
x86_64/kernel/time.c | 5 +++--
asm-x86_64/cpufeature.h | 1 +
3 files changed, 8 insertions(+), 3 deletions(-)
Index: arch/x86_64/kernel/setup.c
===================================================================
--- 75abfddc142768452aa1fdde0fe4cd0982d60a20/arch/x86_64/kernel/setup.c
(mode:100644 sha1:a191d48317895947bdf30aca41f135a4e7dbf7f9)
+++ 14813ddce4d8897b40cc8b3a2f76ace3ac58b36f/arch/x86_64/kernel/setup.c
(mode:100644 sha1:b06221e31952ac310109e14d6edaf77630d60708)
@@ -855,6 +855,8 @@
if (c->x86 == 15)
c->x86_cache_alignment = c->x86_clflush_size * 2;
+ if (c->x86 >= 15)
+ set_bit(X86_FEATURE_CONSTANT_TSC, &c->x86_capability);
}
void __init get_cpu_vendor(struct cpuinfo_x86 *c)
@@ -1055,7 +1057,8 @@
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
/* Other (Linux-defined) */
- "cxmmx", "k6_mtrr", "cyrix_arr", "centaur_mcr", NULL, NULL,
NULL, NULL,
+ "cxmmx", NULL, "cyrix_arr", "centaur_mcr", "k8c+",
+ "constant_tsc", NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
Index: arch/x86_64/kernel/time.c
===================================================================
--- 75abfddc142768452aa1fdde0fe4cd0982d60a20/arch/x86_64/kernel/time.c
(mode:100644 sha1:3bafe438fa750025989983f6b2757e18d7776346)
+++ 14813ddce4d8897b40cc8b3a2f76ace3ac58b36f/arch/x86_64/kernel/time.c
(mode:100644 sha1:c7a1b50b4af34b5d919a82711f3354ed67137508)
@@ -614,6 +614,9 @@
struct cpufreq_freqs *freq = data;
unsigned long *lpj, dummy;
+ if (cpu_has(&cpu_data[freq->cpu], X86_FEATURE_CONSTANT_TSC))
+ return 0;
+
lpj = &dummy;
if (!(freq->flags & CPUFREQ_CONST_LOOPS))
#ifdef CONFIG_SMP
@@ -622,8 +625,6 @@
lpj = &boot_cpu_data.loops_per_jiffy;
#endif
-
-
if (!ref_freq) {
ref_freq = freq->old;
loops_per_jiffy_ref = *lpj;
Index: include/asm-x86_64/cpufeature.h
===================================================================
--- 75abfddc142768452aa1fdde0fe4cd0982d60a20/include/asm-x86_64/cpufeature.h
(mode:100644 sha1:0e47a6d53726e9850bfa7e8450ee9d4e129dab3c)
+++ 14813ddce4d8897b40cc8b3a2f76ace3ac58b36f/include/asm-x86_64/cpufeature.h
(mode:100644 sha1:e68ad97a6319d3576bf16d4456957b44a6be0a23)
@@ -62,6 +62,7 @@
#define X86_FEATURE_CYRIX_ARR (3*32+ 2) /* Cyrix ARRs (= MTRRs) */
#define X86_FEATURE_CENTAUR_MCR (3*32+ 3) /* Centaur MCRs (= MTRRs) */
#define X86_FEATURE_K8_C (3*32+ 4) /* C stepping K8 */
+#define X86_FEATURE_CONSTANT_TSC (3*32+5) /* TSC runs at constant rate */
/* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */
#define X86_FEATURE_XMM3 (4*32+ 0) /* Streaming SIMD Extensions-3 */
-
To unsubscribe from this list: send the line "unsubscribe bk-commits-head" in
the body of a message to [EMAIL PROTECTED]
More majordomo info at http://vger.kernel.org/majordomo-info.html
