Revision: 42154
http://brlcad.svn.sourceforge.net/brlcad/?rev=42154&view=rev
Author: brlcad
Date: 2011-01-12 18:10:23 +0000 (Wed, 12 Jan 2011)
Log Message:
-----------
sign matching
Modified Paths:
--------------
brlcad/trunk/src/librt/bool.c
brlcad/trunk/src/librt/comb/comb.c
Modified: brlcad/trunk/src/librt/bool.c
===================================================================
--- brlcad/trunk/src/librt/bool.c 2011-01-12 18:09:54 UTC (rev 42153)
+++ brlcad/trunk/src/librt/bool.c 2011-01-12 18:10:23 UTC (rev 42154)
@@ -999,7 +999,8 @@
int n_regions;
int n_fastgen = 0;
int code;
- int i;
+ size_t i;
+ int counter;
RT_CK_AP(ap);
RT_CK_PARTITION(pp);
@@ -1011,8 +1012,8 @@
/* Count number of FASTGEN regions */
n_regions = BU_PTBL_LEN(regiontable);
- for (i = n_regions-1; i >= 0; i--) {
- struct region *regp = (struct region *)BU_PTBL_GET(regiontable, i);
+ for (counter = n_regions-1; counter >= 0; counter--) {
+ struct region *regp = (struct region *)BU_PTBL_GET(regiontable,
counter);
RT_CK_REGION(regp);
if (regp->reg_is_fastgen != REGION_NON_FASTGEN) n_fastgen++;
}
@@ -1072,8 +1073,8 @@
/* Finally, think up a way to pass plate/plate overlaps on */
n_fastgen = 0;
- for (i = n_regions-1; i >= 0; i--) {
- struct region *regp = (struct region *)BU_PTBL_GET(regiontable, i);
+ for (counter = n_regions-1; counter >= 0; counter--) {
+ struct region *regp = (struct region *)BU_PTBL_GET(regiontable,
counter);
if (regp == REGION_NULL) continue; /* empty slot in table */
RT_CK_REGION(regp);
if (regp->reg_is_fastgen != REGION_NON_FASTGEN) n_fastgen++;
@@ -1230,7 +1231,7 @@
point_t pt;
static long count = 0; /* Not PARALLEL, shouldn't hurt */
register fastf_t depth;
- int i;
+ size_t i;
struct bu_vls str;
RT_CK_AP(ap);
Modified: brlcad/trunk/src/librt/comb/comb.c
===================================================================
--- brlcad/trunk/src/librt/comb/comb.c 2011-01-12 18:09:54 UTC (rev 42153)
+++ brlcad/trunk/src/librt/comb/comb.c 2011-01-12 18:10:23 UTC (rev 42154)
@@ -562,12 +562,12 @@
while (1) {
struct bu_ptbl *tmp;
- for (is=0; is<BU_PTBL_LEN(tbl1); is += 2) {
+ for (ius=0; ius<BU_PTBL_LEN(tbl1); ius += 2) {
union tree *tp1, *tp2, *unionp;
- int j;
+ size_t j;
- j = is + 1;
- tp1 = (union tree *)BU_PTBL_GET(tbl1, is);
+ j = ius + 1;
+ tp1 = (union tree *)BU_PTBL_GET(tbl1, ius);
if (j < BU_PTBL_LEN(tbl1)) {
tp2 = (union tree *)BU_PTBL_GET(tbl1, j);
} else {
This was sent by the SourceForge.net collaborative development platform, the
world's largest Open Source development site.
------------------------------------------------------------------------------
Protect Your Site and Customers from Malware Attacks
Learn about various malware tactics and how to avoid them. Understand
malware threats, the impact they can have on your business, and how you
can protect your company and customers by using code signing.
http://p.sf.net/sfu/oracle-sfdevnl
_______________________________________________
BRL-CAD Source Commits mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/brlcad-commits
