#2751: Thread dispatch via interrupt is broken at least on ARM and PowerPC
-----------------------------+------------------------------
Reporter: Sebastian Huber | Owner: Sebastian Huber
Type: defect | Status: closed
Priority: high | Milestone: 5.1
Component: score | Version: 4.11
Severity: critical | Resolution: fixed
Keywords: |
-----------------------------+------------------------------
Comment (by Sebastian Huber <sebastian.huber@…>):
In [changeset:"9704d86f86c5a800a06dd814538df4cd83367fc5/rtems"
9704d86f/rtems]:
{{{
#!CommitTicketReference repository="rtems"
revision="9704d86f86c5a800a06dd814538df4cd83367fc5"
riscv: Enable interrupts during dispatch after ISR
The code sequence is derived from the ARM code
(see _ARMV4_Exception_interrupt).
Update #2751.
Update #3433.
}}}
--
Ticket URL: <http://devel.rtems.org/ticket/2751#comment:19>
RTEMS Project <http://www.rtems.org/>
RTEMS Project
_______________________________________________
bugs mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/bugs
