#4027: arm: The FPSCR and FPEXC registers do not have thread storage duration
------------------------------+-----------------------------
Reporter: Sebastian Huber | Owner: Sebastian Huber
Type: defect | Status: assigned
Priority: normal | Milestone: 6.1
Component: arch/arm | Version: 4.11
Severity: normal | Keywords:
Blocked By: | Blocking:
------------------------------+-----------------------------
A save/restore must be added to the interrupt and context switch support.
See C11 section 7.6 "Floating-point environment <fenv.h>".
--
Ticket URL: <http://devel.rtems.org/ticket/4027>
RTEMS Project <http://www.rtems.org/>
RTEMS Project
_______________________________________________
bugs mailing list
[email protected]
http://lists.rtems.org/mailman/listinfo/bugs
