Pavel Pisa commented on a discussion: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/312#note_115166 When I decode `mcause` it reports 4 Load address misaligned and when I analyze the initial case then it is `lw a4,0(s0)` where `s0` is `0x00000010001b97e6`. So this matches. It seems that misaligned accesses are disabled on CPU level. But GCC and ISA expects that they are enabled. So RTEMS startup code should enable them. I try to find how they are enabled and supported on PolarFire. -- View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/312#note_115166 You're receiving this email because of your account on gitlab.rtems.org.
_______________________________________________ bugs mailing list [email protected] http://lists.rtems.org/mailman/listinfo/bugs
