Gedare Bloom commented on a discussion on bsps/riscv/riscv/irq/irq.c: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1086#note_144274 > > -void _RISCV_Interrupt_dispatch(uintptr_t mcause, Per_CPU_Control *cpu_self) > +#endif /* !RISCV_USE_S_MODE */ > + > +#ifdef RISCV_USE_S_MODE > + > +static void riscv_interrupt_dispatch_supervisor( > + uintptr_t scause, > + Per_CPU_Control *cpu_self > +) > +{ > +#ifndef RTEMS_SMP > + (void) cpu_self; > +#endif > + > + if (scause & RISCV_INTERRUPT_TIMER_SUPERVISOR) { fixed. -- View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1086#note_144274 You're receiving this email because of your account on gitlab.rtems.org.
_______________________________________________ bugs mailing list [email protected] http://lists.rtems.org/mailman/listinfo/bugs
