Joel Sherrill started a new discussion on bsps/mips/malta/start/start.S: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1153#note_146744 > + bnez t1, skip_bss # Agar Core 0 nahi hai (matlab Core 1 > hai), toh BSS skip karo! > + nop # Delay slot > + /* ---------------------------- */ > LA (v0, _fbss) > LA (v1, _end) > 3: > sw zero,0(v0) > bltu v0,v1,3b > addiu v0,v0,4 # executed in delay slot > - > - la t0, _ISR_Stack_area_end # initialize stack so we > +skip_bss: # executed in delay slot > + > + /* --- SMP STACK SEPARATION LOGIC --- */ > + mfc0 t1, $15, 1 # CP0 Register 15 (EBase) padho > + andi t1, t1, 0x3FF # CPU ID nikaalo (0 for Core0, 1 for > Core1) The comments in this area appear to have some content that is not English. -- View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1153#note_146744 You're receiving this email because of your account on gitlab.rtems.org.
_______________________________________________ bugs mailing list [email protected] http://lists.rtems.org/mailman/listinfo/bugs
