Author: echristo
Date: Wed Jul 27 19:08:06 2011
New Revision: 136301
URL: http://llvm.org/viewvc/llvm-project?rev=136301&view=rev
Log:
This was meant to test arm anyhow, make the registers agree with the
instruction and the architecture for which the instruction exists.
Modified:
cfe/trunk/test/CodeGen/2010-05-26-AsmSideEffect.c
Modified: cfe/trunk/test/CodeGen/2010-05-26-AsmSideEffect.c
URL:
http://llvm.org/viewvc/llvm-project/cfe/trunk/test/CodeGen/2010-05-26-AsmSideEffect.c?rev=136301&r1=136300&r2=136301&view=diff
==============================================================================
--- cfe/trunk/test/CodeGen/2010-05-26-AsmSideEffect.c (original)
+++ cfe/trunk/test/CodeGen/2010-05-26-AsmSideEffect.c Wed Jul 27 19:08:06 2011
@@ -1,9 +1,9 @@
-// RUN: %clang_cc1 %s -emit-llvm -o - | FileCheck %s
+// RUN: %clang_cc1 %s -emit-llvm -triple arm-apple-darwin -o - | FileCheck %s
// Radar 8026855
int test (void *src) {
register int w0 asm ("0");
- // CHECK: call i32 asm "ldr $0, [$1]",
"={ax},r,~{dirflag},~{fpsr},~{flags}"(i8*
+ // CHECK: call i32 asm "ldr $0, [$1]",
"={r0},r,~{dirflag},~{fpsr},~{flags}"(i8*
asm ("ldr %0, [%1]": "=r" (w0): "r" (src));
return w0;
}
_______________________________________________
cfe-commits mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/cfe-commits
