Hi,
This patch is to add missing intrinsic function vcombine_f64. All
vcombine_xxx ACLE tests are missing, so this patch also adds all of them.
--
Thanks,
-Jiangning
diff --git a/include/clang/Basic/arm_neon.td b/include/clang/Basic/arm_neon.td
old mode 100644
new mode 100755
index b7305b1..f4aa838
--- a/include/clang/Basic/arm_neon.td
+++ b/include/clang/Basic/arm_neon.td
@@ -858,7 +858,7 @@ def MOV_N : WOpInst<"vmov_n", "ds",
////////////////////////////////////////////////////////////////////////////////
// Combining vectors, with additional Pl
-def COMBINE : NoTestOpInst<"vcombine", "kdd", "csilhfUcUsUiUlPcPsPl", OP_CONC>;
+def COMBINE : NoTestOpInst<"vcombine", "kdd", "csilhfdUcUsUiUlPcPsPl", OP_CONC>;
////////////////////////////////////////////////////////////////////////////////
//Initialize a vector from bit pattern, with additional Pl
diff --git a/test/CodeGen/aarch64-neon-vcombine.c b/test/CodeGen/aarch64-neon-vcombine.c
new file mode 100644
index 0000000..3e170c8
--- /dev/null
+++ b/test/CodeGen/aarch64-neon-vcombine.c
@@ -0,0 +1,91 @@
+// REQUIRES: aarch64-registered-target
+// RUN: %clang_cc1 -triple aarch64-none-linux-gnu -target-feature +neon \
+// RUN: -S -O3 -o - %s | FileCheck %s
+
+// Test new aarch64 intrinsics and types
+
+#include <arm_neon.h>
+
+int8x16_t test_vcombine_s8(int8x8_t low, int8x8_t high) {
+ // CHECK-LABEL: test_vcombine_s8:
+ return vcombine_s8(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+int16x8_t test_vcombine_s16(int16x4_t low, int16x4_t high) {
+ // CHECK-LABEL: test_vcombine_s16:
+ return vcombine_s16(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+int32x4_t test_vcombine_s32(int32x2_t low, int32x2_t high) {
+ // CHECK-LABEL: test_vcombine_s32:
+ return vcombine_s32(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+int64x2_t test_vcombine_s64(int64x1_t low, int64x1_t high) {
+ // CHECK-LABEL: test_vcombine_s64:
+ return vcombine_s64(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+uint8x16_t test_vcombine_u8(uint8x8_t low, uint8x8_t high) {
+ // CHECK-LABEL: test_vcombine_u8:
+ return vcombine_u8(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+uint16x8_t test_vcombine_u16(uint16x4_t low, uint16x4_t high) {
+ // CHECK-LABEL: test_vcombine_u16:
+ return vcombine_u16(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+uint32x4_t test_vcombine_u32(uint32x2_t low, uint32x2_t high) {
+ // CHECK-LABEL: test_vcombine_u32:
+ return vcombine_u32(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+uint64x2_t test_vcombine_u64(uint64x1_t low, uint64x1_t high) {
+ // CHECK-LABEL: test_vcombine_u64:
+ return vcombine_u64(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+poly64x2_t test_vcombine_p64(poly64x1_t low, poly64x1_t high) {
+ // CHECK-LABEL: test_vcombine_p64:
+ return vcombine_p64(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+float16x8_t test_vcombine_f16(float16x4_t low, float16x4_t high) {
+ // CHECK-LABEL: test_vcombine_f16:
+ return vcombine_f16(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+float32x4_t test_vcombine_f32(float32x2_t low, float32x2_t high) {
+ // CHECK-LABEL: test_vcombine_f32:
+ return vcombine_f32(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+poly8x16_t test_vcombine_p8(poly8x8_t low, poly8x8_t high) {
+ // CHECK-LABEL: test_vcombine_p8:
+ return vcombine_p8(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+poly16x8_t test_vcombine_p16(poly16x4_t low, poly16x4_t high) {
+ // CHECK-LABEL: test_vcombine_p16:
+ return vcombine_p16(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
+
+float64x2_t test_vcombine_f64(float64x1_t low, float64x1_t high) {
+ // CHECK-LABEL: test_vcombine_f64:
+ return vcombine_f64(low, high);
+ // CHECK: ins v0.d[1], v1.d[0]
+}
_______________________________________________
cfe-commits mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/cfe-commits
