github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code.
:warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp,h --
clang/lib/CodeGen/CGHLSLBuiltins.cpp clang/lib/CodeGen/CGHLSLRuntime.h
clang/lib/Sema/SemaHLSL.cpp llvm/lib/Target/DirectX/DXILShaderFlags.cpp
llvm/lib/Target/DirectX/DirectXTargetTransformInfo.cpp
llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp --diff_from_common_commit
``````````
:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
b/llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
index d31853ebe..ab1447aec 100644
--- a/llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
+++ b/llvm/lib/Target/SPIRV/SPIRVInstructionSelector.cpp
@@ -315,8 +315,8 @@ private:
MachineInstr &I) const;
bool selectQuadShuffle(Register ResVReg, SPIRVTypeInst ResType,
- MachineInstr &I, unsigned Opcode,
- unsigned Direction) const;
+ MachineInstr &I, unsigned Opcode,
+ unsigned Direction) const;
bool selectConst(Register ResVReg, SPIRVTypeInst ResType,
MachineInstr &I) const;
@@ -3848,12 +3848,13 @@ bool SPIRVInstructionSelector::selectWaveExclusiveScan(
}
/// Selects a quad shuffle operation (broadcast or swap) based on the provided
-/// opcode and direction. Direction is ignored if opcode is
OpGroupNonUniformQuadBroadcast.
+/// opcode and direction. Direction is ignored if opcode is
+/// OpGroupNonUniformQuadBroadcast.
bool SPIRVInstructionSelector::selectQuadShuffle(Register ResVReg,
- SPIRVTypeInst ResType,
- MachineInstr &I,
- unsigned Opcode,
- unsigned Direction) const
{
+ SPIRVTypeInst ResType,
+ MachineInstr &I,
+ unsigned Opcode,
+ unsigned Direction) const {
assert(Opcode == SPIRV::OpGroupNonUniformQuadBroadcast ||
Opcode == SPIRV::OpGroupNonUniformQuadSwap);
assert(I.getOperand(2).isReg());
@@ -3870,7 +3871,8 @@ bool SPIRVInstructionSelector::selectQuadShuffle(Register
ResVReg,
IndexOrDirectionReg = I.getOperand(3).getReg();
} else {
assert(I.getNumOperands() == 3);
- IndexOrDirectionReg = GR.getOrCreateConstInt(Direction, I, IntTy, TII,
ZeroAsNull);
+ IndexOrDirectionReg =
+ GR.getOrCreateConstInt(Direction, I, IntTy, TII, ZeroAsNull);
}
BuildMI(BB, I, I.getDebugLoc(), TII.get(Opcode))
.addDef(ResVReg)
@@ -5500,22 +5502,22 @@ bool SPIRVInstructionSelector::selectIntrinsic(Register
ResVReg,
return selectWaveExclusiveScanProduct(ResVReg, ResType, I);
case Intrinsic::spv_quad_read_lane_at:
return selectQuadShuffle(ResVReg, ResType, I,
- SPIRV::OpGroupNonUniformQuadBroadcast,
- /*Direction*/ 0);
+ SPIRV::OpGroupNonUniformQuadBroadcast,
+ /*Direction*/ 0);
case Intrinsic::spv_quad_read_across_x: {
return selectQuadShuffle(ResVReg, ResType, I,
- SPIRV::OpGroupNonUniformQuadSwap,
- /*Direction*/ 0);
+ SPIRV::OpGroupNonUniformQuadSwap,
+ /*Direction*/ 0);
}
case Intrinsic::spv_quad_read_across_y: {
return selectQuadShuffle(ResVReg, ResType, I,
- SPIRV::OpGroupNonUniformQuadSwap,
- /*Direction*/ 1);
+ SPIRV::OpGroupNonUniformQuadSwap,
+ /*Direction*/ 1);
}
case Intrinsic::spv_quad_read_across_diagonal: {
return selectQuadShuffle(ResVReg, ResType, I,
- SPIRV::OpGroupNonUniformQuadSwap,
- /*Direction*/ 2);
+ SPIRV::OpGroupNonUniformQuadSwap,
+ /*Direction*/ 2);
}
case Intrinsic::spv_step:
return selectExtInst(ResVReg, ResType, I, CL::step, GL::Step);
``````````
</details>
https://github.com/llvm/llvm-project/pull/205735
_______________________________________________
cfe-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
