This is an automated email from the ASF dual-hosted git repository. jerzy pushed a commit to branch master in repository https://gitbox.apache.org/repos/asf/mynewt-core.git
commit 986c3d76ff4208d3387fd0e59057d4cef601422c Author: Jerzy Kasenberg <[email protected]> AuthorDate: Sun Mar 30 17:05:23 2025 +0200 hw/mcu: STM32H7 remove STM32_CLOCK_ENABLE_OVERDRIVE STM32_CLOCK_ENABLE_OVERDRIVE only applies to F7 and F4 devices. syscfg definition is now removed Signed-off-by: Jerzy Kasenberg <[email protected]> --- hw/bsp/nucleo-h723zg/syscfg.yml | 1 - hw/bsp/nucleo-h753zi/syscfg.yml | 1 - hw/mcu/stm/stm32h7xx/syscfg.yml | 4 ---- 3 files changed, 6 deletions(-) diff --git a/hw/bsp/nucleo-h723zg/syscfg.yml b/hw/bsp/nucleo-h723zg/syscfg.yml index 3c4839393..3c4d6717c 100644 --- a/hw/bsp/nucleo-h723zg/syscfg.yml +++ b/hw/bsp/nucleo-h723zg/syscfg.yml @@ -35,7 +35,6 @@ syscfg.vals: STM32_CLOCK_PLL_PLLP: 1 STM32_CLOCK_PLL_PLLQ: 4 STM32_CLOCK_PLL_PLLR: 2 - STM32_CLOCK_ENABLE_OVERDRIVE: 0 STM32_CLOCK_AHB_DIVIDER: 'RCC_HCLK_DIV2' STM32_CLOCK_APB1_DIVIDER: 'RCC_APB1_DIV4' STM32_CLOCK_APB2_DIVIDER: 'RCC_APB2_DIV2' diff --git a/hw/bsp/nucleo-h753zi/syscfg.yml b/hw/bsp/nucleo-h753zi/syscfg.yml index ba25095ad..f3e3003a6 100644 --- a/hw/bsp/nucleo-h753zi/syscfg.yml +++ b/hw/bsp/nucleo-h753zi/syscfg.yml @@ -35,7 +35,6 @@ syscfg.vals: STM32_CLOCK_PLL_PLLP: 2 STM32_CLOCK_PLL_PLLQ: 20 STM32_CLOCK_PLL_PLLR: 2 - STM32_CLOCK_ENABLE_OVERDRIVE: 0 STM32_CLOCK_AHB_DIVIDER: 'RCC_HCLK_DIV2' STM32_CLOCK_APB1_DIVIDER: 'RCC_APB1_DIV2' STM32_CLOCK_APB2_DIVIDER: 'RCC_APB2_DIV2' diff --git a/hw/mcu/stm/stm32h7xx/syscfg.yml b/hw/mcu/stm/stm32h7xx/syscfg.yml index 622a888dd..69298308f 100644 --- a/hw/mcu/stm/stm32h7xx/syscfg.yml +++ b/hw/mcu/stm/stm32h7xx/syscfg.yml @@ -94,10 +94,6 @@ syscfg.defs: description: PLL input frequency range value: 0 - STM32_CLOCK_ENABLE_OVERDRIVE: - description: Turn on over-drive mode (reach higher clock rates) - value: 0 - STM32_CLOCK_AHB_DIVIDER: description: AHB prescaler value: 0
