This is an automated email from the ASF dual-hosted git repository.

mgorecki pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/mynewt-core.git


The following commit(s) were added to refs/heads/master by this push:
     new b196940e0 hw/bsp: Disable UART in bootloader
b196940e0 is described below

commit b196940e04e8c4b328e88247a9a4693acebf4669
Author: Wiktor Kwiatkowski <wiktorkwiatkowski...@gmail.com>
AuthorDate: Wed Jul 9 10:37:12 2025 +0200

    hw/bsp: Disable UART in bootloader
    
    Due to mcuboot upgrade size of the bootladers increased.
    This changed bsps that would no longer feed in to bootloader
    flash area by disabling uart 0.
---
 hw/bsp/nucleo-f401re/syscfg.yml      | 3 +++
 hw/bsp/nucleo-f411re/syscfg.yml      | 3 +++
 hw/bsp/nucleo-l476rg/syscfg.yml      | 3 +++
 hw/bsp/stm32f411discovery/syscfg.yml | 3 +++
 hw/bsp/stm32l152discovery/syscfg.yml | 3 +++
 5 files changed, 15 insertions(+)

diff --git a/hw/bsp/nucleo-f401re/syscfg.yml b/hw/bsp/nucleo-f401re/syscfg.yml
index b648510d1..1fd081195 100644
--- a/hw/bsp/nucleo-f401re/syscfg.yml
+++ b/hw/bsp/nucleo-f401re/syscfg.yml
@@ -53,3 +53,6 @@ syscfg.vals:
     I2C_0_PIN_SCL: 'MCU_GPIO_PORTB(8)'
     I2C_0_PIN_SDA: 'MCU_GPIO_PORTB(9)'
     TIMER_0_TIM: 'TIM9'
+
+syscfg.vals.BOOT_LOADER: 
+    UART_0: 0
diff --git a/hw/bsp/nucleo-f411re/syscfg.yml b/hw/bsp/nucleo-f411re/syscfg.yml
index 44e8e96d9..7240861a5 100644
--- a/hw/bsp/nucleo-f411re/syscfg.yml
+++ b/hw/bsp/nucleo-f411re/syscfg.yml
@@ -64,3 +64,6 @@ syscfg.vals:
     MYNEWT_DOWNLOADER_MFG_IMAGE_FLASH_OFFSET: 0x08000000
     PYOCD_TARGET: stm32f412xe
     JLINK_TARGET: STM32F411RE
+
+syscfg.vals.BOOT_LOADER: 
+    UART_0: 0
diff --git a/hw/bsp/nucleo-l476rg/syscfg.yml b/hw/bsp/nucleo-l476rg/syscfg.yml
index b8db8cf92..c3e5786a8 100644
--- a/hw/bsp/nucleo-l476rg/syscfg.yml
+++ b/hw/bsp/nucleo-l476rg/syscfg.yml
@@ -77,3 +77,6 @@ syscfg.vals:
     MYNEWT_DOWNLOADER: stflash
     MYNEWT_DOWNLOADER_MFG_IMAGE_FLASH_OFFSET: 0x08000000
     JLINK_TARGET: STM32L476RG
+
+syscfg.vals.BOOT_LOADER: 
+    UART_0: 0
diff --git a/hw/bsp/stm32f411discovery/syscfg.yml 
b/hw/bsp/stm32f411discovery/syscfg.yml
index 2d3c8c341..696cf4b24 100644
--- a/hw/bsp/stm32f411discovery/syscfg.yml
+++ b/hw/bsp/stm32f411discovery/syscfg.yml
@@ -60,3 +60,6 @@ syscfg.vals:
     I2C_2_PIN_SCL: 'MCU_GPIO_PORTA(8)'
     I2C_2_PIN_SDA: 'MCU_GPIO_PORTC(9)'
     TIMER_0_TIM: 'TIM9'
+
+syscfg.vals.BOOT_LOADER: 
+    UART_0: 0
diff --git a/hw/bsp/stm32l152discovery/syscfg.yml 
b/hw/bsp/stm32l152discovery/syscfg.yml
index ab7d2b1a7..3796bc4d8 100644
--- a/hw/bsp/stm32l152discovery/syscfg.yml
+++ b/hw/bsp/stm32l152discovery/syscfg.yml
@@ -53,3 +53,6 @@ syscfg.vals:
     TIMER_0_TIM: 'TIM9'
     TIMER_1_TIM: 'TIM10'
     TIMER_2_TIM: 'TIM11'
+
+syscfg.vals.BOOT_LOADER: 
+    UART_0: 0

Reply via email to