This is an automated email from the ASF dual-hosted git repository.
gnutt pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git
The following commit(s) were added to refs/heads/master by this push:
new eb1adca arch/mips/src/pic32mX/pic32mX-irq.c: Use the defined CS0 irq
number.
eb1adca is described below
commit eb1adcafe34ef0b946c1ac496710414b476a3ea9
Author: Ouss4 <[email protected]>
AuthorDate: Fri Feb 21 01:11:15 2020 +0000
arch/mips/src/pic32mX/pic32mX-irq.c: Use the defined CS0 irq number.
---
arch/mips/src/pic32mx/pic32mx-irq.c | 4 ++++
arch/mips/src/pic32mz/pic32mz-irq.c | 2 +-
2 files changed, 5 insertions(+), 1 deletion(-)
diff --git a/arch/mips/src/pic32mx/pic32mx-irq.c
b/arch/mips/src/pic32mx/pic32mx-irq.c
index 96f044f..7f00ced 100644
--- a/arch/mips/src/pic32mx/pic32mx-irq.c
+++ b/arch/mips/src/pic32mx/pic32mx-irq.c
@@ -111,6 +111,10 @@ void up_irqinitialize(void)
up_prioritize_irq(irq, (INT_IPC_MID_PRIORITY << 2));
}
+ /* Set the Software Interrupt0 to a special priority */
+
+ up_prioritize_irq(PIC32MX_IRQSRC_CS0, (CHIP_MAX_PRIORITY - 1) << 2);
+
/* Set the BEV bit in the STATUS register */
regval = cp0_getstatus();
diff --git a/arch/mips/src/pic32mz/pic32mz-irq.c
b/arch/mips/src/pic32mz/pic32mz-irq.c
index 80b0bdb..71aac53 100644
--- a/arch/mips/src/pic32mz/pic32mz-irq.c
+++ b/arch/mips/src/pic32mz/pic32mz-irq.c
@@ -202,7 +202,7 @@ void up_irqinitialize(void)
/* Set the Software Interrupt0 to a special priority */
- pic32mz_prioritize_irq(1, 7 << 2);
+ pic32mz_prioritize_irq(PIC32MZ_IRQ_CS0, (CHIP_MAX_PRIORITY - 1) << 2);
/* Set the BEV bit in the STATUS register */