GUIDINGLI commented on code in PR #13726:
URL: https://github.com/apache/nuttx/pull/13726#discussion_r1800600375
##########
arch/arm64/include/irq.h:
##########
@@ -387,31 +387,17 @@ static inline void up_irq_restore(irqstate_t flags)
#endif
/****************************************************************************
- * Name:
- * up_current_regs/up_set_current_regs
- *
- * Description:
- * We use the following code to manipulate the tpidr_el1 register,
- * which exists uniquely for each CPU and is primarily designed to store
- * current thread information. Currently, we leverage it to store interrupt
- * information, with plans to further optimize its use for storing both
- * thread and interrupt information in the future.
+ * Schedule acceleration macros
*
+ * The lsbit of tpidr_el1 stores information about whether the current
+ * execution is in an interrupt context, where 1 indicates being in an
+ * interrupt context and 0 indicates being in a thread context.
****************************************************************************/
-noinstrument_function
-static inline_function uint64_t *up_current_regs(void)
-{
- uint64_t *regs;
- __asm__ volatile ("mrs %0, " "tpidr_el1" : "=r" (regs));
- return regs;
-}
-
-noinstrument_function
-static inline_function void up_set_current_regs(uint64_t *regs)
-{
- __asm__ volatile ("msr " "tpidr_el1" ", %0" : : "r" (regs));
-}
+#define up_current_regs() (this_task()->xcp.regs)
Review Comment:
Next PR
--
This is an automated message from the Apache Git Service.
To respond to the message, please log on to GitHub and use the
URL above to go to the specific comment.
To unsubscribe, e-mail: [email protected]
For queries about this service, please contact Infrastructure at:
[email protected]
