This is an automated email from the ASF dual-hosted git repository.

xiaoxiang pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/incubator-nuttx.git


The following commit(s) were added to refs/heads/master by this push:
     new 490ac18  Documentation/esp32: Remove the open issues section.
490ac18 is described below

commit 490ac188c2ff88c86edc688a78d82907e4ab4ce7
Author: Abdelatif Guettouche <[email protected]>
AuthorDate: Mon Dec 6 13:14:10 2021 +0100

    Documentation/esp32: Remove the open issues section.
    
    1. Issues regarding caching:  The ESP32 has no D-Cache and thus the
       issues described there do not apply.
    2. Issue regarding assertion: No chip does this at the moment.
    
    Signed-off-by: Abdelatif Guettouche <[email protected]>
---
 Documentation/platforms/xtensa/esp32/index.rst | 15 ---------------
 1 file changed, 15 deletions(-)

diff --git a/Documentation/platforms/xtensa/esp32/index.rst 
b/Documentation/platforms/xtensa/esp32/index.rst
index 7aa152a..2e4707f 100644
--- a/Documentation/platforms/xtensa/esp32/index.rst
+++ b/Documentation/platforms/xtensa/esp32/index.rst
@@ -271,21 +271,6 @@ following in ``scripts/esp32.cfg``::
   # Only configure the APP CPU
   #set ESP32_ONLYCPU 2
 
-Open Issues
------------
-
-  1. Cache Issues.  I have not thought about this yet, but certainly caching is
-     an issue in an SMP system:
-
-     - Cache coherency.  Are there separate caches for each CPU?  Or a single
-       shared cache?  If the are separate then keep the caches coherent will
-       be an issue.
-     - Caching MAY interfere with spinlocks as they are currently implemented.
-       Waiting on a cached copy of the spinlock may result in a hang or a
-       failure to wait.
-
-  2. Assertions.  On a fatal assertions, other CPUs need to be stopped.
-
 Wi-Fi
 ====
 

Reply via email to