This is an automated email from the ASF dual-hosted git repository.
gnutt pushed a change to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git
from 8cca30b44c Signal must be masked when it is delivered to a signal
handler
add 7dc0d70092 arch: Save sigdeliver into xcp in the case of signal self
delevery
No new revisions were added by this update.
Summary of changes:
arch/arm/src/arm/arm_initialstate.c | 6 +--
arch/arm/src/arm/arm_schedulesigaction.c | 15 +++---
arch/arm/src/armv6-m/arm_schedulesigaction.c | 36 +++++++-------
arch/arm/src/armv7-a/arm_schedulesigaction.c | 36 +++++++-------
arch/arm/src/armv7-m/arm_initialstate.c | 2 +-
arch/arm/src/armv7-m/arm_schedulesigaction.c | 36 +++++++-------
arch/arm/src/armv7-r/arm_schedulesigaction.c | 52 ++++++++++----------
arch/arm/src/armv8-m/arm_initialstate.c | 2 +-
arch/arm/src/armv8-m/arm_schedulesigaction.c | 36 +++++++-------
arch/arm/src/cxd56xx/cxd56_cpustart.c | 2 +-
arch/arm/src/lc823450/lc823450_cpustart.c | 2 +-
arch/arm/src/sam34/sam4cm_cpustart.c | 2 +-
arch/arm/src/tlsr82/tc32/tc32_schedulesigaction.c | 15 +++---
arch/arm64/src/common/arm64_backtrace.c | 16 +++----
arch/arm64/src/common/arm64_initialstate.c | 34 ++++++-------
arch/arm64/src/common/arm64_schedulesigaction.c | 15 +++---
arch/avr/src/avr/avr_checkstack.c | 2 +-
arch/avr/src/avr/avr_initialstate.c | 22 ++++-----
arch/avr/src/avr/avr_schedulesigaction.c | 33 ++++++-------
arch/avr/src/avr32/avr_initialstate.c | 10 ++--
arch/avr/src/avr32/avr_schedulesigaction.c | 17 +++----
arch/ceva/src/common/ceva_schedulesigaction.c | 13 ++---
arch/hc/src/m9s12/m9s12_initialstate.c | 18 +++----
arch/mips/src/mips32/mips_initialstate.c | 6 +--
arch/mips/src/mips32/mips_schedulesigaction.c | 19 ++++----
arch/misoc/src/lm32/lm32_schedulesigaction.c | 15 +++---
arch/misoc/src/minerva/minerva_schedulesigaction.c | 5 +-
arch/or1k/src/common/or1k_checkstack.c | 2 +-
arch/or1k/src/common/or1k_initialstate.c | 8 ++--
arch/or1k/src/common/or1k_schedulesigaction.c | 23 ++++-----
arch/renesas/src/m16c/m16c_schedulesigaction.c | 15 +++---
arch/renesas/src/rx65n/rx65n_schedulesigaction.c | 21 +++++----
arch/renesas/src/sh1/sh1_schedulesigaction.c | 9 ++--
arch/risc-v/src/common/riscv_checkstack.c | 2 +-
arch/risc-v/src/common/riscv_schedulesigaction.c | 42 ++++++++---------
arch/sim/src/sim/sim_checkstack.c | 2 +-
arch/sim/src/sim/sim_schedulesigaction.c | 11 +++--
arch/sparc/src/sparc_v8/sparc_v8_doirq.c | 2 +-
arch/sparc/src/sparc_v8/sparc_v8_initialstate.c | 8 ++--
.../src/sparc_v8/sparc_v8_schedulesigaction.c | 29 ++++++------
arch/x86/src/i486/i486_initialstate.c | 14 +++---
arch/x86/src/i486/i486_schedulesigaction.c | 15 +++---
arch/x86_64/src/intel64/intel64_initialstate.c | 28 +++++------
.../x86_64/src/intel64/intel64_schedulesigaction.c | 17 +++----
arch/xtensa/src/common/xtensa_checkstack.c | 2 +-
arch/xtensa/src/common/xtensa_initialstate.c | 12 ++---
arch/xtensa/src/common/xtensa_schedsigaction.c | 55 +++++++++++-----------
arch/xtensa/src/esp32/esp32_cpustart.c | 2 +-
arch/xtensa/src/esp32s3/esp32s3_cpustart.c | 2 +-
arch/z16/src/common/z16_schedulesigaction.c | 5 +-
arch/z80/src/ez80/ez80_schedulesigaction.c | 12 +++--
arch/z80/src/z180/z180_schedulesigaction.c | 12 +++--
arch/z80/src/z8/z8_schedulesigaction.c | 12 +++--
arch/z80/src/z80/z80_schedulesigaction.c | 12 +++--
sched/task/task_vfork.c | 2 +-
55 files changed, 420 insertions(+), 423 deletions(-)
