This is an automated email from the ASF dual-hosted git repository.

tqchen pushed a change to branch main
in repository https://gitbox.apache.org/repos/asf/tvm.git


    from 1c69074108 [CI] Remove i386 and Hexagon from CI pipeline (2) (#18749)
     add c08a701ad1 [REFATOR][TIR] Phase out AllocConst (#18761)

No new revisions were added by this update.

Summary of changes:
 include/tvm/ir/module.h                            |  10 --
 include/tvm/script/ir_builder/tir/frame.h          |  53 --------
 include/tvm/script/ir_builder/tir/ir.h             |  13 --
 include/tvm/tir/stmt.h                             |  75 -----------
 include/tvm/tir/stmt_functor.h                     |   4 -
 include/tvm/tir/transform.h                        |   9 --
 python/tvm/script/ir_builder/tir/frame.py          |   7 --
 python/tvm/script/ir_builder/tir/ir.py             |  42 +------
 python/tvm/tir/__init__.py                         |   1 -
 python/tvm/tir/functor.py                          |  37 ------
 python/tvm/tir/stmt.py                             |  64 +---------
 python/tvm/tir/transform/transform.py              |  11 --
 src/s_tir/schedule/primitive/cache_read_write.cc   |  13 +-
 src/s_tir/schedule/transform.cc                    |  11 +-
 .../plan_update_buffer_allocation_location.cc      |   4 +-
 src/script/ir_builder/tir/frame.cc                 |   6 -
 src/script/ir_builder/tir/ir.cc                    |  13 --
 src/script/printer/tir/stmt.cc                     |  82 ------------
 src/target/llvm/codegen_llvm.cc                    |  12 --
 src/target/llvm/codegen_llvm.h                     |   1 -
 src/target/source/codegen_c.cc                     |  32 -----
 src/target/source/codegen_c.h                      |   1 -
 src/target/source/codegen_webgpu.cc                |   4 -
 src/target/source/codegen_webgpu.h                 |   1 -
 src/te/operation/create_primfunc.cc                |  25 +---
 src/te/operation/create_primfunc.h                 |  18 ---
 src/tir/analysis/estimate_flops.cc                 |   1 -
 src/tir/analysis/var_use_def_analysis.cc           |   5 -
 src/tir/analysis/var_use_def_analysis.h            |   2 -
 src/tir/ir/py_functor.cc                           |  12 --
 src/tir/ir/stmt.cc                                 |  65 ----------
 src/tir/ir/stmt_functor.cc                         |  19 ---
 src/tir/ir/tir_visitor_with_path.cc                |   6 -
 src/tir/ir/tir_visitor_with_path.h                 |   1 -
 src/tir/transform/bind_params.cc                   | 138 --------------------
 src/tir/transform/extract_constants.cc             | 115 -----------------
 src/tir/transform/ir_utils.cc                      |   5 -
 src/tir/transform/ir_utils.h                       |  10 --
 .../remove_weight_layout_rewrite_block.cc          | 140 ---------------------
 src/tir/transform/renew_defs.cc                    |   1 -
 src/tir/transform/storage_rewrite.cc               |  49 +-------
 tests/python/ir/test_node_reflection.py            |  14 ---
 .../relax/test_meta_schedule_relax_integration.py  | 136 +-------------------
 .../schedule/test_tir_schedule_cache_read_write.py | 115 -----------------
 .../s_tir/schedule/test_tir_schedule_compute_at.py |  99 ---------------
 .../test_tir_transform_extract_constants.py        |  68 ----------
 tests/python/tvmscript/test_tvmscript_complete.py  |  26 ----
 .../tvmscript/test_tvmscript_ir_builder_tir.py     |  24 ----
 tests/python/tvmscript/test_tvmscript_roundtrip.py |  69 ----------
 49 files changed, 20 insertions(+), 1649 deletions(-)
 delete mode 100644 src/tir/transform/bind_params.cc
 delete mode 100644 src/tir/transform/extract_constants.cc
 delete mode 100644 
tests/python/tir-transform/test_tir_transform_extract_constants.py

Reply via email to