This is an automated email from the ASF dual-hosted git repository.
vega pushed a change to branch ci-docker-staging
in repository https://gitbox.apache.org/repos/asf/tvm-vta.git.
discard cce4b15 up timeout from 1hr to 4hrs
add b61fe13 [CI] Fix build on main (#25)
add 4319417 adapt chisel impl to new VTA ISA (#24)
add dfe9f57 [App][Verilator] change scalar add to parametric-vector-add
(#26)
add 74f23ff add scalastyle to test (#28)
add d5e8117 Chisel Pipelined ALU (#27)
add 1954ff5 add unittest (#29)
add c18a224 Chisel Pipelined GEMM (#30)
add 4f7d249 Renamed graph_runtime references to graph_executor. (#31)
add 3ec5f21 Port to the latest stable Chisel release (#33)
add 981bf2f fix types (#34)
add b82098c Jenkinsfile ci pipeline fix.
This update added new revisions after undoing existing revisions.
That is to say, some revisions that were in the old version of the
branch are not in the new version. This situation occurs
when a user --force pushes a change and generates a repository
containing something like this:
* -- * -- B -- O -- O -- O (cce4b15)
\
N -- N -- N refs/heads/ci-docker-staging (b82098c)
You should already have received notification emails for all of the O
revisions, and so the following emails describe only the N revisions
from the common base, B.
Any revisions marked "omit" are not gone; other references still
refer to them. Any revisions marked "discard" are gone forever.
No new revisions were added by this update.
Summary of changes:
Jenkinsfile | 6 +-
apps/deploy/python_deploy.py | 4 +-
apps/verilator/README.md | 2 +-
apps/verilator/{scalar_add => add}/Makefile | 13 +-
apps/verilator/{scalar_add => add}/src/driver.cc | 20 +-
apps/verilator/add/src/kernel.cc | 80 +++
.../verilog/adder.v => add/verilog/add.v} | 31 +-
.../verilator/{scalar_add => add}/verilog/driver.v | 71 +-
apps/verilator/scalar_add/src/kernel.cc | 43 --
hardware/chisel/.gitignore | 2 +
hardware/chisel/Makefile | 17 +-
hardware/chisel/build.sbt | 67 +-
hardware/chisel/scalastyle-config.xml | 11 +-
hardware/chisel/src/main/scala/core/Compute.scala | 103 ++-
hardware/chisel/src/main/scala/core/Configs.scala | 1 +
hardware/chisel/src/main/scala/core/Core.scala | 29 +-
hardware/chisel/src/main/scala/core/Decode.scala | 9 +-
hardware/chisel/src/main/scala/core/ISA.scala | 19 +-
hardware/chisel/src/main/scala/core/LoadUop.scala | 3 +-
.../chisel/src/main/scala/core/TensorAlu.scala | 401 +++++++++--
.../chisel/src/main/scala/core/TensorGemm.scala | 541 ++++++++++++---
.../chisel/src/main/scala/core/TensorLoad.scala | 62 +-
.../chisel/src/main/scala/core/TensorStore.scala | 28 +-
.../chisel/src/main/scala/core/TensorUtil.scala | 186 +++++-
.../chisel/src/main/scala/dpi/VTAHostDPI.scala | 4 +-
hardware/chisel/src/main/scala/dpi/VTAMemDPI.scala | 4 +-
hardware/chisel/src/main/scala/dpi/VTASimDPI.scala | 4 +-
.../chisel/src/main/scala/shell/SimShell.scala | 1 -
.../chisel/src/main/scala/shell/XilinxShell.scala | 1 -
hardware/chisel/src/main/scala/test/Test.scala | 1 -
hardware/chisel/src/main/scala/vta/Configs.scala | 12 +-
hardware/chisel/src/test/resources/.gitignore | 1 +
.../test/resources/gemm_1uop_overflow_offset.json | 188 ++++++
.../resources/gemm_2uop_overflow_cascaded.json | 188 ++++++
.../chisel/src/test/scala/unittest/AluTest.scala | 54 +-
.../chisel/src/test/scala/unittest/GemmTest.scala | 90 +++
.../scala/unittest/Generic.scala} | 35 +-
.../chisel/src/test/scala/unittest/Launcher.scala | 4 +-
.../chisel/src/test/scala/unittest/MvmTest.scala | 20 +-
.../src/test/scala/unittest/TensorAluTest.scala | 252 +++++++
.../test/scala/unittest/TensorGemmJsonTest.scala | 280 ++++++++
.../src/test/scala/unittest/TensorGemmTest.scala | 742 +++++++++++++++++++++
.../src/test/scala/unittest/utils/Helper.scala | 4 +-
.../test/scala/unittest/utils/RandomArray.scala | 13 +-
tests/scripts/task_python_vta_tsim.sh | 1 +
tests/scripts/task_tvm_clean.sh | 2 +-
46 files changed, 3159 insertions(+), 491 deletions(-)
rename apps/verilator/{scalar_add => add}/Makefile (87%)
rename apps/verilator/{scalar_add => add}/src/driver.cc (83%)
create mode 100644 apps/verilator/add/src/kernel.cc
rename apps/verilator/{scalar_add/verilog/adder.v => add/verilog/add.v} (61%)
rename apps/verilator/{scalar_add => add}/verilog/driver.v (58%)
delete mode 100644 apps/verilator/scalar_add/src/kernel.cc
create mode 100644 hardware/chisel/src/test/resources/.gitignore
create mode 100644
hardware/chisel/src/test/resources/gemm_1uop_overflow_offset.json
create mode 100644
hardware/chisel/src/test/resources/gemm_2uop_overflow_cascaded.json
create mode 100644 hardware/chisel/src/test/scala/unittest/GemmTest.scala
copy hardware/chisel/src/{main/scala/dpi/VTASimDPI.scala =>
test/scala/unittest/Generic.scala} (56%)
create mode 100644 hardware/chisel/src/test/scala/unittest/TensorAluTest.scala
create mode 100644
hardware/chisel/src/test/scala/unittest/TensorGemmJsonTest.scala
create mode 100644 hardware/chisel/src/test/scala/unittest/TensorGemmTest.scala
