Author: ward
Date: 2008-02-02 00:07:04 +0100 (Sat, 02 Feb 2008)
New Revision: 3087
Modified:
trunk/coreboot-v2/src/mainboard/gigabyte/m57sli/Config.lb
Log:
This patch reverses an erroneous change that sneaked in during r2972, and broke
flashrom on the plcc-based rev 1 and 1.1 of the Gigabyte m57sli-s4 board.
Signed-off-by: Ward Vandewege <[EMAIL PROTECTED]>
Acked-by: Carl-Daniel Hailfinger <[EMAIL PROTECTED]>
Modified: trunk/coreboot-v2/src/mainboard/gigabyte/m57sli/Config.lb
===================================================================
--- trunk/coreboot-v2/src/mainboard/gigabyte/m57sli/Config.lb 2008-01-28
22:55:47 UTC (rev 3086)
+++ trunk/coreboot-v2/src/mainboard/gigabyte/m57sli/Config.lb 2008-02-01
23:07:04 UTC (rev 3087)
@@ -309,8 +309,8 @@
#irq 0xc3 = 0x0
# SIO pin set 1 input mode
#irq 0xc8 = 0x0
- # SIO pin set 2 mixed input/output mode
- irq 0xc9 = 0x40
+ # SIO pin set 2 input mode
+ irq 0xc9 = 0x0
# SIO pin set 4 input mode
#irq 0xcb = 0x0
# Generate SMI# on EC IRQ
--
coreboot mailing list
[email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
