yhlu wrote:
>> End of RAM. On some chipsets, there also seems to be a mechanism to reserve
>> memory space fore SMM handlers (TSEG)
>>
>
> so it is less 4g...like normal BIOS.
>
eh, yes, right. I guess we would need long mode to go beyond 4G.
>>> also for ecc ram, only ram below CONFIG_LB_MEM_TOPK get inited
>>>
>> Does this mean all memory has to be initialized? Or is it enough to
>> initialize only the part we're using?
>>
>> I thought to remember ECC memory is scrubbed locally by each CPU on startup?
>> Is this not the case?
>>
>
> do you mean code from hardware_main() , or other new smm code?
>
I was referring to coreboot-v2/src/cpu/amd/model_fxx/model_fxx_init.c:
init_ecc_memory() for example.
Stefan
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
--
coreboot mailing list
[email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
