A duplicate register address is incremented in table register_values.
A trivial fix to correct the address of the high byte in SDRAMC.
Thus the leadoff timing IPDLT will be correctly referenced.
Signed-off-by: Mats Erik Andersson <[EMAIL PROTECTED]>
---
Index: src/northbridge/intel/i440bx/raminit.c
===================================================================
--- src/northbridge/intel/i440bx/raminit.c (revision 3531)
+++ src/northbridge/intel/i440bx/raminit.c (arbetskopia)
@@ -282,7 +282,7 @@
* 1 = 2 clocks of RAS# precharge
*/
SDRAMC + 0, 0x00, 0x00,
- SDRAMC + 0, 0x00, 0x00,
+ SDRAMC + 1, 0x00, 0x00,
/* PGPOL - Paging Policy Register
* 0x78 - 0x79
--
coreboot mailing list
[email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
