Carl-Daniel Hailfinger wrote:
> IFF we only have one top-level PCI Bus (anything else is impossible with
> only one Host Bridge) my patch is completely correct. However, IFF there
> are multiple independent Host Bridges which do NOT share a PCI bus, we
> need to implement a function which iterates over these Host Bridges.
>
>
Which happens on non-x86 systems and occasionally can happen on x86 PCIe.
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EMAIL PROTECTED] • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
--
coreboot mailing list
[email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
