artecgroup/dbe61: Use correct interrupt router location
Changes the interrupt router location to what all other Geode board ports are
using, and
doesn't exclusively devote any IRQs for PCI usage, as no other Geode board does
so.
Signed-off-by: Mart Raudsepp <[EMAIL PROTECTED]>
---
mainboard/artecgroup/dbe61/irq_tables.h | 4 ++--
1 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/mainboard/artecgroup/dbe61/irq_tables.h
b/mainboard/artecgroup/dbe61/irq_tables.h
index 0a70e71..4649ef0 100644
--- a/mainboard/artecgroup/dbe61/irq_tables.h
+++ b/mainboard/artecgroup/dbe61/irq_tables.h
@@ -46,8 +46,8 @@ const struct irq_routing_table intel_irq_routing_table = {
PIRQ_VERSION, /* u16 version */
32 + 16 * IRQ_SLOT_COUNT, /* Max. number of devices on the bus */
0x00, /* Where the interrupt router lies (bus) */
- (0x12 << 3) | 0x0, /* Where the interrupt router lies (dev) */
- 0x0800, /* IRQs devoted exclusively to PCI usage */
+ (0x0F << 3) | 0x0, /* Where the interrupt router lies (dev) */
+ 0x00, /* IRQs devoted exclusively to PCI usage */
0x1022, /* Vendor */
0x208f, /* Device */
0, /* Crap (miniport) */
--
1.6.0.2
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
