This patch removes a couple of warnings from the compilation of mcp55 boards.
* #if CONFIG_HPET -> #ifdef CONFIG_HPET
* unused variables
Signed-off-by: Myles Watson <[email protected]>
Thanks,
Myles
Index: svn/southbridge/nvidia/mcp55/lpc.c
===================================================================
--- svn.orig/southbridge/nvidia/mcp55/lpc.c
+++ svn/southbridge/nvidia/mcp55/lpc.c
@@ -157,7 +157,7 @@ static void lpc_slave_init(struct device
lpc_common_init(dev, 0);
}
-#if CONFIG_HPET
+#ifdef CONFIG_HPET
static void enable_hpet(struct device *dev)
{
unsigned long hpet_address;
Index: svn/southbridge/nvidia/mcp55/smbus.c
===================================================================
--- svn.orig/southbridge/nvidia/mcp55/smbus.c
+++ svn/southbridge/nvidia/mcp55/smbus.c
@@ -104,7 +104,6 @@ unsigned pm_base;
static void mcp55_sm_read_resources(struct device *dev)
{
- struct resource *res;
unsigned long index;
/* Get the normal pci resources of this device */
Index: svn/southbridge/nvidia/mcp55/stage1.c
===================================================================
--- svn.orig/southbridge/nvidia/mcp55/stage1.c
+++ svn/southbridge/nvidia/mcp55/stage1.c
@@ -481,7 +481,6 @@ void soft_reset(void)
void sio_setup(u32 devn)
{
- unsigned value;
u32 dword;
u8 byte;
@@ -498,4 +497,3 @@ void sio_setup(u32 devn)
pci_conf1_write_config32(PCI_BDF(0, devn+1 , 0), 0xa4, dword);
}
-
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
