Author: linux_junkie
Date: 2009-05-01 05:04:20 +0200 (Fri, 01 May 2009)
New Revision: 4242

Modified:
   trunk/coreboot-v2/src/mainboard/rca/rm4100/irq_tables.c
   trunk/coreboot-v2/src/mainboard/thomson/ip1000/irq_tables.c
Log:
Trivial cosmetic fixes to IP1000 and RM4100 irq_tables.c Signed-off-by: Joseph 
Smith <[email protected]> Acked-by: Joseph Smith <[email protected]>

Modified: trunk/coreboot-v2/src/mainboard/rca/rm4100/irq_tables.c
===================================================================
--- trunk/coreboot-v2/src/mainboard/rca/rm4100/irq_tables.c     2009-05-01 
02:24:40 UTC (rev 4241)
+++ trunk/coreboot-v2/src/mainboard/rca/rm4100/irq_tables.c     2009-05-01 
03:04:20 UTC (rev 4242)
@@ -1,7 +1,7 @@
 /*
  * This file is part of the coreboot project.
  *
- * Copyright (C) 2008 Joseph Smith <[email protected]>
+ * Copyright (C) 2008 Joseph Smith <[email protected]>
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License as published by
@@ -34,13 +34,13 @@
        0xcd,         /*  u8 checksum , this hase to set to some value that 
would give 0 after the sum of all bytes for this structure (including checksum) 
*/
        {
                /* bus,     dev|fn,   {link, bitmap}, {link, bitmap}, {link, 
bitmap}, {link, bitmap},  slot, rfu */
-               {0x00,(0x02<<3)|0x0, {{0x60, 0x1ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] VGA compatible controller */
-               {0x00,(0x1d<<3)|0x0, {{0x60, 0x1ef8}, {0x63, 0x1ef8}, {0x62, 
0x1ef8}, {0x6b, 0x01ef8}}, 0x0, 0x0}, /* [D] USB2 EHCI Controller */
-               {0x00,(0x1f<<3)|0x0, {{0x62, 0x1ef8}, {0x61, 0x1ef8}, {0x6b, 
0x1ef8}, {0x63, 0x01ef8}}, 0x0, 0x0}, /* [A] IDE Controller */
-               {0x01,(0x08<<3)|0x0, {{0x68, 0x1ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] Ethernet controller */
-               {0x01,(0x00<<3)|0x0, {{0x60, 0x1ef8}, {0x61, 0x1ef8}, {0x62, 
0x1ef8}, {0x63, 0x01ef8}}, 0x1, 0x0}, /* [A] USB UHCI Controller #1 */
-               {0x01,(0x01<<3)|0x0, {{0x63, 0x1ef8}, {0x60, 0x1ef8}, {0x61, 
0x1ef8}, {0x62, 0x01ef8}}, 0x2, 0x0}, /* [B] USB UHCI Controller #2 */
-               {0x01,(0x02<<3)|0x0, {{0x62, 0x1ef8}, {0x63, 0x1ef8}, {0x60, 
0x1ef8}, {0x61, 0x01ef8}}, 0x3, 0x0}, /* [C] USB UHCI Controller #3 */
+               {0x00,(0x02<<3)|0x0, {{0x60, 0x0ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] IGD VGA */
+               {0x00,(0x1d<<3)|0x0, {{0x60, 0x0ef8}, {0x63, 0x0ef8}, {0x62, 
0x0ef8}, {0x6b, 0x00ef8}}, 0x0, 0x0}, /* [A] USB1, [B] USB2, [C] USB3, [D] EHCI 
*/
+               {0x00,(0x1f<<3)|0x0, {{0x62, 0x0ef8}, {0x61, 0x0ef8}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] IDE, [B] SMBUS, [B] AUDIO, [B] 
MODEM */
+               {0x01,(0x08<<3)|0x0, {{0x68, 0x0ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] ETHERNET */
+               {0x01,(0x00<<3)|0x0, {{0x60, 0x0ef8}, {0x61, 0x0ef8}, {0x62, 
0x0ef8}, {0x63, 0x00ef8}}, 0x1, 0x0}, /* PCI SLOT 1 */
+               {0x01,(0x01<<3)|0x0, {{0x63, 0x0ef8}, {0x60, 0x0ef8}, {0x61, 
0x0ef8}, {0x62, 0x00ef8}}, 0x2, 0x0}, /* PCI SLOT 2 */
+               {0x01,(0x02<<3)|0x0, {{0x62, 0x0ef8}, {0x63, 0x0ef8}, {0x60, 
0x0ef8}, {0x61, 0x00ef8}}, 0x3, 0x0}, /* PCI SLOT 3 */
        }
 };
 

Modified: trunk/coreboot-v2/src/mainboard/thomson/ip1000/irq_tables.c
===================================================================
--- trunk/coreboot-v2/src/mainboard/thomson/ip1000/irq_tables.c 2009-05-01 
02:24:40 UTC (rev 4241)
+++ trunk/coreboot-v2/src/mainboard/thomson/ip1000/irq_tables.c 2009-05-01 
03:04:20 UTC (rev 4242)
@@ -34,13 +34,13 @@
        0xcd,         /*  u8 checksum , this hase to set to some value that 
would give 0 after the sum of all bytes for this structure (including checksum) 
*/
        {
                /* bus,     dev|fn,   {link, bitmap}, {link, bitmap}, {link, 
bitmap}, {link, bitmap},  slot, rfu */
-               {0x00,(0x02<<3)|0x0, {{0x60, 0x1ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] VGA compatible controller */
-               {0x00,(0x1d<<3)|0x0, {{0x60, 0x1ef8}, {0x63, 0x1ef8}, {0x62, 
0x1ef8}, {0x6b, 0x01ef8}}, 0x0, 0x0}, /* [D] USB2 EHCI Controller */
-               {0x00,(0x1f<<3)|0x0, {{0x62, 0x1ef8}, {0x61, 0x1ef8}, {0x6b, 
0x1ef8}, {0x63, 0x01ef8}}, 0x0, 0x0}, /* [A] IDE Controller */
-               {0x01,(0x08<<3)|0x0, {{0x68, 0x1ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] Ethernet controller */
-               {0x01,(0x00<<3)|0x0, {{0x60, 0x1ef8}, {0x61, 0x1ef8}, {0x62, 
0x1ef8}, {0x63, 0x01ef8}}, 0x1, 0x0}, /* [A] USB UHCI Controller #1 */
-               {0x01,(0x01<<3)|0x0, {{0x63, 0x1ef8}, {0x60, 0x1ef8}, {0x61, 
0x1ef8}, {0x62, 0x01ef8}}, 0x2, 0x0}, /* [B] USB UHCI Controller #2 */
-               {0x01,(0x02<<3)|0x0, {{0x62, 0x1ef8}, {0x63, 0x1ef8}, {0x60, 
0x1ef8}, {0x61, 0x01ef8}}, 0x3, 0x0}, /* [C] USB UHCI Controller #3 */
+               {0x00,(0x02<<3)|0x0, {{0x60, 0x0ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] IGD VGA */
+               {0x00,(0x1d<<3)|0x0, {{0x60, 0x0ef8}, {0x63, 0x0ef8}, {0x62, 
0x0ef8}, {0x6b, 0x00ef8}}, 0x0, 0x0}, /* [A] USB1, [B] USB2, [C] USB3, [D] EHCI 
*/
+               {0x00,(0x1f<<3)|0x0, {{0x62, 0x0ef8}, {0x61, 0x0ef8}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] IDE, [B] SMBUS, [B] AUDIO, [B] 
MODEM */
+               {0x01,(0x08<<3)|0x0, {{0x68, 0x0ef8}, {0x00, 0x0000}, {0x00, 
0x0000}, {0x00, 0x00000}}, 0x0, 0x0}, /* [A] ETHERNET */
+               {0x01,(0x00<<3)|0x0, {{0x60, 0x0ef8}, {0x61, 0x0ef8}, {0x62, 
0x0ef8}, {0x63, 0x00ef8}}, 0x1, 0x0}, /* PCI SLOT 1 */
+               {0x01,(0x01<<3)|0x0, {{0x63, 0x0ef8}, {0x60, 0x0ef8}, {0x61, 
0x0ef8}, {0x62, 0x00ef8}}, 0x2, 0x0}, /* PCI SLOT 2 */
+               {0x01,(0x02<<3)|0x0, {{0x62, 0x0ef8}, {0x63, 0x0ef8}, {0x60, 
0x0ef8}, {0x61, 0x00ef8}}, 0x3, 0x0}, /* PCI SLOT 3 */
        }
 };
 


-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to