Hi Simon,
thank you for your report.
On 10.06.2009 15:01, Simon Wunderlich wrote:
> we are using flashrom to flash our bios from the running linux system.
> The SST SST49LF020A is currently in state "untested" in on your Wiki. In the
> source code, a page size of 16 * 1024
> is configured, which is not correct for this chip (WRITE and ERASE fails). I
> could see in the hexdump that the regions
> 0x1000 - 0x1FFF, 0x3000 - 0x3FFFF, 0x5000 - 0x5FFFF ... have not been
> erased.
> After changing the page size to 4 * 1024 in flashchips.c, writing and
> erasing works fine. Reading also worked with the
> wrong page size. I guess PROBE works fine too since the chip is detected.
>
> Hope that helps you to complete your list of supported chips. :)
>
Can you please try the attached patch?
Signed-off-by: Carl-Daniel Hailfinger <[email protected]>
If it works, can you respond with a line saying
Acked-by: Simon Wunderlich <[email protected]>
Thanks!
Regards,
Carl-Daniel
--
http://www.hailfinger.org/
Index: flashrom-sst49lf020a/flashchips.c
===================================================================
--- flashrom-sst49lf020a/flashchips.c (Revision 632)
+++ flashrom-sst49lf020a/flashchips.c (Arbeitskopie)
@@ -2160,8 +2160,8 @@
.manufacture_id = SST_ID,
.model_id = SST_49LF020A,
.total_size = 256,
- .page_size = 16 * 1024,
- .tested = TEST_UNTESTED,
+ .page_size = 4 * 1024,
+ .tested = TEST_OK_PREW,
.probe = probe_jedec,
.probe_timing = 1, /* 150 ns */
.erase = erase_49lf040,
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
