[coreboot] [v2] r4705 - in trunk/coreboot-v2/src: cpu/intel/model_6fx northbridge/intel/i945

[svn]

Author: stuge
Date: 2009-10-02 00:34:18 +0200 (Fri, 02 Oct 2009)
New Revision: 4705

Modified:
   trunk/coreboot-v2/src/cpu/intel/model_6fx/model_6fx_init.c
   trunk/coreboot-v2/src/northbridge/intel/i945/udelay.c
Log:
Add some trivial numbers for 945, and Core2 Duo E8200 Intel parts

Sorry, but I've forgotten where I found them. :\

Signed-off-by: Peter Stuge <pe...@stuge.se>
Acked-by: Peter Stuge <pe...@stuge.se>


Modified: trunk/coreboot-v2/src/cpu/intel/model_6fx/model_6fx_init.c
===================================================================
--- trunk/coreboot-v2/src/cpu/intel/model_6fx/model_6fx_init.c  2009-10-01 
18:23:28 UTC (rev 4704)
+++ trunk/coreboot-v2/src/cpu/intel/model_6fx/model_6fx_init.c  2009-10-01 
22:34:18 UTC (rev 4705)
@@ -278,6 +278,7 @@
        { X86_VENDOR_INTEL, 0x06fa }, /* Intel Core 2 Solo/Core Duo */
        { X86_VENDOR_INTEL, 0x06fb }, /* Intel Core 2 Solo/Core Duo */
        { X86_VENDOR_INTEL, 0x06fd }, /* Intel Core 2 Solo/Core Duo */
+       { X86_VENDOR_INTEL, 0x10676 }, /* Core2 Duo E8200 */
        { 0, 0 },
 };
 

Modified: trunk/coreboot-v2/src/northbridge/intel/i945/udelay.c
===================================================================
--- trunk/coreboot-v2/src/northbridge/intel/i945/udelay.c       2009-10-01 
18:23:28 UTC (rev 4704)
+++ trunk/coreboot-v2/src/northbridge/intel/i945/udelay.c       2009-10-01 
22:34:18 UTC (rev 4705)
@@ -44,6 +44,18 @@
        case 3:
                fsb = 667;
                break;
+       case 2:
+               fsb = 800;
+               break;
+       case 0:
+               fsb = 1067;
+               break;
+       case 4:
+               fsb = 1333;
+               break;
+       case 6:
+               fsb = 1600;
+               break;
        }
 
        msr = rdmsr(0x198);


-- 
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot