Author: myles
Date: Mon Mar 22 17:35:38 2010
New Revision: 5269
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5269

Log:
Revert my debugging patch that got committed by accident.  Sorry.

Signed-off-by: Myles Watson <[email protected]>
Acked-by: Myles Watson <[email protected]>

Modified:
   trunk/src/cpu/amd/car/post_cache_as_ram.c
   trunk/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig

Modified: trunk/src/cpu/amd/car/post_cache_as_ram.c
==============================================================================
--- trunk/src/cpu/amd/car/post_cache_as_ram.c   Mon Mar 22 17:33:25 2010        
(r5268)
+++ trunk/src/cpu/amd/car/post_cache_as_ram.c   Mon Mar 22 17:35:38 2010        
(r5269)
@@ -97,7 +97,7 @@
        /* clear only coreboot used region of memory. Note: this may break ECC 
enabled boards */
        memset((void*) CONFIG_RAMBASE, 0, (CONFIG_RAMTOP) - CONFIG_RAMBASE - 
CONFIG_DCACHE_RAM_SIZE);
 #else
-       //memset((void*)CONFIG_RAMBASE, 0, ((CONFIG_RAMTOP) - 
CONFIG_DCACHE_RAM_SIZE - 0xa0000));
+       memset((void*)0, 0, ((CONFIG_RAMTOP) - CONFIG_DCACHE_RAM_SIZE));
 #endif
        print_debug("Done\r\n");
 

Modified: trunk/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig
==============================================================================
--- trunk/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig     Mon Mar 22 
17:33:25 2010        (r5268)
+++ trunk/src/mainboard/amd/serengeti_cheetah_fam10/Kconfig     Mon Mar 22 
17:35:38 2010        (r5269)
@@ -64,11 +64,6 @@
        default 8
        depends on BOARD_AMD_SERENGETI_CHEETAH_FAM10
 
-config LOGICAL_CPUS
-       bool
-       default n
-       depends on BOARD_AMD_SERENGETI_CHEETAH_FAM10
-
 config HW_MEM_HOLE_SIZE_AUTO_INC
        bool
        default n

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to