#150: AMD DB800 dev board PLL strapping leaves CPU and GLIU in non-optimal clock
--------------------------------------------+-------------------------------
Reporter: edwin_beas...@… | Owner: somebody
Type: enhancement | Status: new
Priority: minor | Milestone:
Component: coreboot | Keywords:
Dependencies: | Patchstatus: patch needs review
--------------------------------------------+-------------------------------
Comment(by stepan):
Please send a Signed-off according to
http://www.coreboot.org/Development_Guidelines#Sign-off_Procedure so we
can use your code.
--
Ticket URL: <https://tracker.coreboot.org/trac/coreboot/ticket/150#comment:1>
coreboot <http://www.coreboot.org/>
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
