Author: oxygene
Date: Tue Jun  8 07:57:05 2010
New Revision: 5622
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5622

Log:
Fix auto-mangled comments (trivial)

Signed-off-by: Patrick Georgi <[email protected]>
Acked-by: Patrick Georgi <[email protected]>

Modified:
   trunk/src/northbridge/amd/gx2/northbridgeinit.c

Modified: trunk/src/northbridge/amd/gx2/northbridgeinit.c
==============================================================================
--- trunk/src/northbridge/amd/gx2/northbridgeinit.c     Mon Jun  7 22:15:54 
2010        (r5621)
+++ trunk/src/northbridge/amd/gx2/northbridgeinit.c     Tue Jun  8 07:57:05 
2010        (r5622)
@@ -37,9 +37,9 @@
        {.desc_name=MSR_GLIU1_BASE1,.desc_type=  BM,.hi=  MSR_GL0 + 0x0,.lo=  
0x0FFF80},        /*  0-7FFFF to MC*/
        {.desc_name=MSR_GLIU1_BASE2,.desc_type=  BM,.hi=  MSR_GL0 + 0x0,.lo= 
(0x80 << 20) +0x0FFFE0},   /*  80000-9ffff to Mc*/
        {.desc_name=MSR_GLIU1_SHADOW,.desc_type=  SC_SHADOW,.hi=  MSR_GL0 + 
0x0,.lo=  0x03}, /*  C0000-Fffff split to MC and PCI (sub decode)*/
-       {.desc_name=MSR_GLIU1_SYSMEM,.desc_type=  R_SYSMEM,.hi=  MSR_GL0,.lo=  
0x0},            /*  Cat0xc and fix dynamicly.*/
-       {.desc_name=MSR_GLIU1_DMM,.desc_type=  BM_DMM,.hi=  MSR_GL0,.lo=  0x0}, 
                /*  Cat0xc and fix dynamicly.*/
-       {.desc_name=MSR_GLIU1_SMM,.desc_type=  BM_SMM,.hi=  MSR_GL0,.lo=  0x0}, 
                /*  Cat0xc and fix dynamicly.*/
+       {.desc_name=MSR_GLIU1_SYSMEM,.desc_type=  R_SYSMEM,.hi=  MSR_GL0,.lo=  
0x0},            /*  Catch and fix dynamicly.*/
+       {.desc_name=MSR_GLIU1_DMM,.desc_type=  BM_DMM,.hi=  MSR_GL0,.lo=  0x0}, 
                /*  Catch and fix dynamicly.*/
+       {.desc_name=MSR_GLIU1_SMM,.desc_type=  BM_SMM,.hi=  MSR_GL0,.lo=  0x0}, 
                /*  Catch and fix dynamicly.*/
        {.desc_name=GLIU1_GLD_MSR_COH,.desc_type= OTHER,.hi= 0x0,.lo= 
GL1_GLIU0},
        {.desc_name=MSR_GLIU1_FPU_TRAP,.desc_type=  SCIO,.hi=  (GL1_GLCP << 29) 
+ 0x0,.lo=  0x033000F0},        /*  FooGlue FPU 0xF0*/
        {.desc_name=GL_END,.desc_type= GL_END,.hi= 0x0,.lo= 0x0},

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to