Author: myles Date: Tue Sep 7 19:33:17 2010 New Revision: 5782 URL: https://tracker.coreboot.org/trac/coreboot/changeset/5782
Log: Add support for LiPPERT Cool LiteRunner-LX (PC/104 board with AMD Geode-LX, CS5536, ITE IT8712F), based on very similar SpaceRunner-LX. Signed-off-by: Jens Rottmann <[email protected]> Acked-by: Myles Watson <[email protected]> Added: trunk/src/mainboard/lippert/literunner-lx/ - copied from r5781, trunk/src/mainboard/lippert/spacerunner-lx/ Modified: trunk/src/mainboard/lippert/Kconfig trunk/src/mainboard/lippert/literunner-lx/Kconfig trunk/src/mainboard/lippert/literunner-lx/chip.h trunk/src/mainboard/lippert/literunner-lx/devicetree.cb trunk/src/mainboard/lippert/literunner-lx/irq_tables.c trunk/src/mainboard/lippert/literunner-lx/mainboard.c trunk/src/mainboard/lippert/literunner-lx/romstage.c Modified: trunk/src/mainboard/lippert/Kconfig ============================================================================== --- trunk/src/mainboard/lippert/Kconfig Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/Kconfig Tue Sep 7 19:33:17 2010 (r5782) @@ -5,6 +5,8 @@ config BOARD_LIPPERT_FRONTRUNNER bool "Cool Frontrunner" +config BOARD_LIPPERT_LITERUNNER_LX + bool "Cool LiteRunner-LX" config BOARD_LIPPERT_ROADRUNNER_LX bool "Cool RoadRunner-LX" config BOARD_LIPPERT_SPACERUNNER_LX @@ -13,6 +15,7 @@ endchoice source "src/mainboard/lippert/frontrunner/Kconfig" +source "src/mainboard/lippert/literunner-lx/Kconfig" source "src/mainboard/lippert/roadrunner-lx/Kconfig" source "src/mainboard/lippert/spacerunner-lx/Kconfig" Modified: trunk/src/mainboard/lippert/literunner-lx/Kconfig ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/Kconfig Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/Kconfig Tue Sep 7 19:33:17 2010 (r5782) @@ -1,4 +1,4 @@ -if BOARD_LIPPERT_SPACERUNNER_LX +if BOARD_LIPPERT_LITERUNNER_LX config BOARD_SPECIFIC_OPTIONS # dummy def_bool y @@ -18,27 +18,28 @@ config MAINBOARD_DIR string - default lippert/spacerunner-lx + default lippert/literunner-lx config MAINBOARD_PART_NUMBER string - default "Cool SpaceRunner-LX" + default "Cool LiteRunner-LX" config IRQ_SLOT_COUNT int - default 7 + default 5 config ONBOARD_UARTS_RS485 - bool "Switch on-board serial ports to RS485" + bool "Switch on-board serial ports 1 & 2 to RS485" default n help - If selected, both on-board serial ports will operate in RS485 mode - instead of RS232. + If selected, the first two on-board serial ports will operate in RS485 + mode instead of RS232. config ONBOARD_IDE_SLAVE - bool "Make on-board SSD act as Slave" + bool "Make on-board CF socket act as Slave" default n help - If selected, the on-board SSD will act as IDE Slave instead of Master. + If selected, the on-board Compact Flash card socket will act as IDE + Slave instead of Master. -endif # BOARD_LIPPERT_SPACERUNNER_LX +endif # BOARD_LIPPERT_LITERUNNER_LX Modified: trunk/src/mainboard/lippert/literunner-lx/chip.h ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/chip.h Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/chip.h Tue Sep 7 19:33:17 2010 (r5782) @@ -1,7 +1,7 @@ /* * This file is part of the coreboot project. * - * Copyright (C) 2008 LiPPERT Embedded Computers GmbH + * Copyright (C) 2010 LiPPERT Embedded Computers GmbH * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by Modified: trunk/src/mainboard/lippert/literunner-lx/devicetree.cb ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/devicetree.cb Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/devicetree.cb Tue Sep 7 19:33:17 2010 (r5782) @@ -8,27 +8,24 @@ # SIRQ Mode = Active(Quiet) mode. Save power.... # Invert mask = IRQ 12 and 1 are active high. Keyboard and mouse, # UARTs, etc IRQs. OK - register "lpc_serirq_enable" = "0x000012DA" # 00010010 11011010 - register "lpc_serirq_polarity" = "0x0000ED25" # inverse of above + register "lpc_serirq_enable" = "0x0000129A" # 00010010 10011010 + register "lpc_serirq_polarity" = "0x0000ED65" # inverse of above register "lpc_serirq_mode" = "1" register "enable_gpio_int_route" = "0x0D0C0700" register "enable_ide_nand_flash" = "0" # 0:ide mode, 1:flash register "enable_USBP4_device" = "0" # 0:host, 1:device register "enable_USBP4_overcurrent" = "0" # 0:off, xxxx:overcurrent setting CS5536 Data Book (pages 380-381) - register "com1_enable" = "0" + register "com1_enable" = "1" register "com1_address" = "0x3E8" register "com1_irq" = "6" register "com2_enable" = "0" register "com2_address" = "0x2E8" register "com2_irq" = "6" - register "unwanted_vpci[0]" = "0x80007B00" # Audio: 1<<31 + Device 0x0F<<11 + Function 3<<8 - register "unwanted_vpci[1]" = "0" # End of list has a zero - device pci 8.0 on end # Slot4 - device pci 9.0 on end # Slot3 - device pci a.0 on end # Slot2 - device pci b.0 on end # Slot1 + register "unwanted_vpci[0]" = "0" # End of list has a zero + device pci 8.0 on end # Ethernet 2 device pci c.0 on end # IT8888 - device pci e.0 on end # Ethernet + device pci d.0 on end # Mini-PCI + device pci e.0 on end # Ethernet 1 device pci f.0 on # ISA Bridge chip superio/ite/it8712f device pnp 2e.0 off # Floppy @@ -76,7 +73,7 @@ end end device pci f.2 on end # IDE - device pci f.3 off end # Audio + device pci f.3 on end # Audio device pci f.4 on end # OHCI device pci f.5 on end # EHCI end Modified: trunk/src/mainboard/lippert/literunner-lx/irq_tables.c ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/irq_tables.c Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/irq_tables.c Tue Sep 7 19:33:17 2010 (r5782) @@ -1,7 +1,7 @@ /* * This file is part of the coreboot project. * - * Copyright (C) 2008 LiPPERT Embedded Computers GmbH + * Copyright (C) 2010 LiPPERT Embedded Computers GmbH * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -18,7 +18,7 @@ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA */ -/* Based on irq_tables.c from AMD's DB800 mainboard. */ +/* Based on irq_tables.c from the SpaceRunner-LX mainboard. */ #include <arch/pirq_routing.h> #include <console/console.h> @@ -55,17 +55,15 @@ 0x002B, /* Device */ 0, /* Crap (miniport) */ {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, /* u8 rfu[11] */ - 0xE0, /* u8 checksum, this has to set to some value that would give 0 after the sum of all bytes for this structure (including checksum) */ + 0xB8, /* u8 checksum, this has to set to some value that would give 0 after the sum of all bytes for this structure (including checksum) */ { /* If you change the number of entries, change the CONFIG_IRQ_SLOT_COUNT above! */ /* bus, dev|fn, {link, bitmap}, {link, bitmap}, {link, bitmap}, {link, bitmap}, slot, rfu */ {0x00, (0x01 << 3) | 0x0, {{L_PIRQA, M_PIRQA}, {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}}, 0x0, 0x0}, /* CPU */ {0x00, (0x0F << 3) | 0x0, {{L_PIRQA, M_PIRQA}, {L_PIRQB, M_PIRQB}, {L_PIRQC, M_PIRQC}, {L_PIRQD, M_PIRQD}}, 0x0, 0x0}, /* chipset */ - {0x00, (0x0E << 3) | 0x0, {{L_PIRQA, M_PIRQA}, {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}}, 0x0, 0x0}, /* ethernet */ - {0x00, (0x0B << 3) | 0x0, {{L_PIRQA, M_PIRQA}, {L_PIRQB, M_PIRQB}, {L_PIRQC, M_PIRQC}, {L_PIRQD, M_PIRQD}}, 0x1, 0x0}, /* slot1 */ - {0x00, (0x0A << 3) | 0x0, {{L_PIRQB, M_PIRQB}, {L_PIRQC, M_PIRQC}, {L_PIRQD, M_PIRQD}, {L_PIRQA, M_PIRQA}}, 0x2, 0x0}, /* slot2 */ - {0x00, (0x09 << 3) | 0x0, {{L_PIRQC, M_PIRQC}, {L_PIRQD, M_PIRQD}, {L_PIRQA, M_PIRQA}, {L_PIRQB, M_PIRQB}}, 0x3, 0x0}, /* slot3 */ - {0x00, (0x08 << 3) | 0x0, {{L_PIRQD, M_PIRQD}, {L_PIRQA, M_PIRQA}, {L_PIRQB, M_PIRQB}, {L_PIRQC, M_PIRQC}}, 0x4, 0x0}, /* slot4 */ + {0x00, (0x0E << 3) | 0x0, {{L_PIRQC, M_PIRQC}, {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}}, 0x0, 0x0}, /* ethernet 1 */ + {0x00, (0x08 << 3) | 0x0, {{L_PIRQD, M_PIRQD}, {0x00, 0x00}, {0x00, 0x00}, {0x00, 0x00}}, 0x0, 0x0}, /* ethernet 2 */ + {0x00, (0x0D << 3) | 0x0, {{L_PIRQB, M_PIRQB}, {L_PIRQA, M_PIRQA}, {0x00, 0x00}, {0x00, 0x00}}, 0x1, 0x0}, /* Mini-PCI */ } }; Modified: trunk/src/mainboard/lippert/literunner-lx/mainboard.c ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/mainboard.c Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/mainboard.c Tue Sep 7 19:33:17 2010 (r5782) @@ -1,7 +1,7 @@ /* * This file is part of the coreboot project. * - * Copyright (C) 2008 LiPPERT Embedded Computers GmbH + * Copyright (C) 2010 LiPPERT Embedded Computers GmbH * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -18,7 +18,7 @@ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA */ -/* Based on mainboard.c from AMD's DB800 mainboard. */ +/* Based on mainboard.c from the SpaceRunner-LX mainboard. */ #include <stdlib.h> #include <stdint.h> @@ -36,6 +36,9 @@ #define SIO_GP1X_CONFIG 0x01 #endif +/* Bit0 enables COM3's transceiver, bit1 disables the RS485 receiver (e.g. for IR). */ +#define SIO_GP2X_CONFIG 0x00 + static const u16 ec_init_table[] = { /* hi=data, lo=index */ 0x1900, /* Enable monitoring */ 0x3050, /* VIN4,5 enabled */ @@ -49,7 +52,7 @@ static void init(struct device *dev) { unsigned int gpio_base, i; - printk(BIOS_DEBUG, "LiPPERT SpaceRunner-LX ENTER %s\n", __func__); + printk(BIOS_DEBUG, "LiPPERT LiteRunner-LX ENTER %s\n", __func__); /* Init CS5536 GPIOs */ gpio_base = pci_read_config32(dev_find_device(PCI_VENDOR_ID_AMD, @@ -73,8 +76,10 @@ /* bit2 = RS485_EN2, bit1 = RS485_EN1, bit0 = Live LED */ outb(SIO_GP1X_CONFIG, 0x1220); /* Simple-I/O GP17-10 */ + /* bit1 = COM3_RX_EN, bit0 = COM3_TX_EN */ + outb(SIO_GP2X_CONFIG, 0x1221); /* Simple-I/O GP27-20 */ - printk(BIOS_DEBUG, "LiPPERT SpaceRunner-LX EXIT %s\n", __func__); + printk(BIOS_DEBUG, "LiPPERT LiteRunner-LX EXIT %s\n", __func__); } static void enable_dev(struct device *dev) @@ -83,6 +88,6 @@ } struct chip_operations mainboard_ops = { - CHIP_NAME("LiPPERT SpaceRunner-LX Mainboard") + CHIP_NAME("LiPPERT LiteRunner-LX Mainboard") .enable_dev = enable_dev, }; Modified: trunk/src/mainboard/lippert/literunner-lx/romstage.c ============================================================================== --- trunk/src/mainboard/lippert/spacerunner-lx/romstage.c Tue Sep 7 11:18:08 2010 (r5781) +++ trunk/src/mainboard/lippert/literunner-lx/romstage.c Tue Sep 7 19:33:17 2010 (r5782) @@ -2,7 +2,7 @@ * This file is part of the coreboot project. * * Copyright (C) 2007 Advanced Micro Devices, Inc. - * Copyright (C) 2008 LiPPERT Embedded Computers GmbH + * Copyright (C) 2010 LiPPERT Embedded Computers GmbH * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by @@ -19,7 +19,7 @@ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA */ -/* Based on romstage.c from AMD's DB800 and DBM690T mainboards. */ +/* Based on romstage.c from the SpaceRunner-LX mainboard. */ #include <stdlib.h> #include <stdint.h> @@ -40,7 +40,7 @@ #include "southbridge/amd/cs5536/cs5536_early_setup.c" #include "superio/ite/it8712f/it8712f_early_serial.c" -/* Bit0 enables Spread Spectrum, bit1 makes on-board SSD act as IDE slave. */ +/* Bit0 enables Spread Spectrum, bit1 makes on-board CF slot act as IDE slave. */ #if CONFIG_ONBOARD_IDE_SLAVE #define SMC_CONFIG 0x03 #else @@ -137,9 +137,12 @@ #endif 0xBF25, 0x172A, 0xF326, // select GPIO function for most pins 0xFF27, 0xDF28, 0x2729, // (GP45=SUSB, GP23,22,16,15=SPI, GP13=PWROK1) - 0x66B8, 0x0CB9, // enable pullups on SPI, RS485_EN + 0x66B8, 0x0FB9, // enable pullups on SPI, RS485_EN, COM3_R/TX_EN 0x07C0, // enable Simple-I/O for GP12-10= RS485_EN2,1, LIVE_LED + 0x03C1, // enable Simple-I/O for GP21-20= COM3_RX_EN,TX_EN + 0xFFC2, // enable Simple-I/O for GP37-30 0x07C8, // config GP12-10 as output + 0x03C9, // config GP21-20 as output 0x2DF5, // map Hw Monitor Thermal Output to GP55 0x08F8, // map GP LED Blinking 1 to GP10=LIVE_LED (deactivate Simple I/O to use) }; -- coreboot mailing list: [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
