Signed-off-by: Warren Turkal <[email protected]>
---
src/cpu/intel/socket_441/Kconfig | 16 ++++++++++++++++
src/mainboard/intel/d945gclf/Kconfig | 9 ---------
2 files changed, 16 insertions(+), 9 deletions(-)
diff --git a/src/cpu/intel/socket_441/Kconfig b/src/cpu/intel/socket_441/Kconfig
index 76cbb1f..1306656 100644
--- a/src/cpu/intel/socket_441/Kconfig
+++ b/src/cpu/intel/socket_441/Kconfig
@@ -1,5 +1,21 @@
config CPU_INTEL_SOCKET_441
bool
+
+if CPU_INTEL_SOCKET_441
+
+config SOCKET_SPECIFIC_OPTIONS # dummy
+ def_bool y
select CPU_INTEL_MODEL_106CX
select MMX
select SSE
+ select CACHE_AS_RAM
+
+config DCACHE_RAM_BASE
+ hex
+ default 0xffdf8000
+
+config DCACHE_RAM_SIZE
+ hex
+ default 0x8000
+
+endif # CPU_INTEL_SOCKET_441
diff --git a/src/mainboard/intel/d945gclf/Kconfig
b/src/mainboard/intel/d945gclf/Kconfig
index f1ec575..2faca40 100644
--- a/src/mainboard/intel/d945gclf/Kconfig
+++ b/src/mainboard/intel/d945gclf/Kconfig
@@ -40,7 +40,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select HAVE_ACPI_TABLES
select HAVE_SMI_HANDLER
select BOARD_ROMSIZE_KB_512
- select CACHE_AS_RAM
select GFXUMA
select TINY_BOOTBLOCK
@@ -48,14 +47,6 @@ config MAINBOARD_DIR
string
default intel/d945gclf
-config DCACHE_RAM_BASE
- hex
- default 0xffdf8000
-
-config DCACHE_RAM_SIZE
- hex
- default 0x8000
-
config MAINBOARD_PART_NUMBER
string
default "D945GCLF"
--
1.7.1
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
