Hi,

this patch handles sblink in ProgK8TempMmioBase(),
so enable_pcie_bar3() can work correctly when rs780 is not on CPU's HT0 port.
tested on a K8 board with rs780 on HT Link1.

-- 
Regards,
Liu Tao

Attachment: rs780_690.patch
Description: Binary data

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to