Author: jakllsch
Date: Tue Oct 19 15:39:38 2010
New Revision: 5971
URL: https://tracker.coreboot.org/trac/coreboot/changeset/5971

Log:
Correct spelling of "spacing" (in comments).

Signed-off-by: Jonathan Kollasch <[email protected]>
Acked-by: Peter Stuge <[email protected]>

Modified:
   trunk/src/northbridge/intel/i855/raminit.c

Modified: trunk/src/northbridge/intel/i855/raminit.c
==============================================================================
--- trunk/src/northbridge/intel/i855/raminit.c  Tue Oct 19 15:11:56 2010        
(r5970)
+++ trunk/src/northbridge/intel/i855/raminit.c  Tue Oct 19 15:39:38 2010        
(r5971)
@@ -755,7 +755,7 @@
         */
 
        /*
-        * Back to Back Read-Write command spaceing (DDR, different Rows/Bank)
+        * Back to Back Read-Write command spacing (DDR, different Rows/Bank)
         */
        /* Set to a 3 clock back to back read to write turn around.
         *  2 is a good delay if the CAS latency is 2.0 */
@@ -766,7 +766,7 @@
                dram_timing |= (1 << 28);       // 3 clocks
 
        /*
-        * Back to Back Read-Write command spaceing (DDR, same or different 
Rows/Bank)
+        * Back to Back Read-Write command spacing (DDR, same or different 
Rows/Bank)
         */
        dram_timing &= ~(3 << 26);
        if (current_cas_latency == DRT_CAS_2_0)

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to