Author: ruik
Date: Wed Nov 17 11:58:13 2010
New Revision: 6081
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6081

Log:
The only southbridge having a pirq_assign_irqs function (needed for
CONFIG_PIRQ_ROUTE) so far is the amd cs5530.
Add one for vt8237 too.
Setting up the pci routing is important in case you want to boot DOS,
OSes that don't support ACPI or MP tables and ROMs for add-in storage
controllers may depend on this too.
TODO: Fix the 4 routing links limitation in
      src/arch/i386/boot/pirq_routing.c

Signed-off-by: Tobias Diedrich <[email protected]>
Acked-by: Rudolf Marek <[email protected]>

Added:
   trunk/src/southbridge/via/vt8237r/vt8237r_pirq.c
Modified:
   trunk/src/mainboard/asus/m2v/Kconfig
   trunk/src/southbridge/via/vt8237r/Makefile.inc

Modified: trunk/src/mainboard/asus/m2v/Kconfig
==============================================================================
--- trunk/src/mainboard/asus/m2v/Kconfig        Wed Nov 17 00:15:37 2010        
(r6080)
+++ trunk/src/mainboard/asus/m2v/Kconfig        Wed Nov 17 11:58:13 2010        
(r6081)
@@ -18,6 +18,7 @@
        select RAMINIT_SYSINFO
        select TINY_BOOTBLOCK
        select HAVE_PIRQ_TABLE
+       select PIRQ_ROUTE
        select HAVE_ACPI_TABLES
        select HAVE_MP_TABLE
        select SET_FIDVID

Modified: trunk/src/southbridge/via/vt8237r/Makefile.inc
==============================================================================
--- trunk/src/southbridge/via/vt8237r/Makefile.inc      Wed Nov 17 00:15:37 
2010        (r6080)
+++ trunk/src/southbridge/via/vt8237r/Makefile.inc      Wed Nov 17 11:58:13 
2010        (r6081)
@@ -23,5 +23,5 @@
 driver-y += vt8237r_lpc.c
 driver-y += vt8237r_sata.c
 driver-y += vt8237r_usb.c
-driver-y += vt8237r_nic.c
+driver-$(CONFIG_PIRQ_ROUTE) += vt8237r_pirq.c
 ramstage-$(CONFIG_GENERATE_ACPI_TABLES) += vt8237_fadt.c

Added: trunk/src/southbridge/via/vt8237r/vt8237r_pirq.c
==============================================================================
--- /dev/null   00:00:00 1970   (empty, because file is newly added)
+++ trunk/src/southbridge/via/vt8237r/vt8237r_pirq.c    Wed Nov 17 11:58:13 
2010        (r6081)
@@ -0,0 +1,51 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007 Nikolay Petukhov <[email protected]>
+ * Copyright (C) 2010 Tobias Diedrich <[email protected]>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
+ */
+
+#include <arch/pirq_routing.h>
+#include <console/console.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include <pc80/i8259.h>
+
+#if (CONFIG_PIRQ_ROUTE==1 && CONFIG_GENERATE_PIRQ_TABLE==1)
+void pirq_assign_irqs(const unsigned char route[4])
+{
+       device_t pdev;
+
+       pdev = dev_find_device(PCI_VENDOR_ID_VIA,
+                               PCI_DEVICE_ID_VIA_VT8237R_LPC, 0);
+       if (!pdev)
+               pdev = dev_find_device(PCI_VENDOR_ID_VIA,
+                               PCI_DEVICE_ID_VIA_VT8237S_LPC, 0);
+       if (!pdev)
+               pdev = dev_find_device(PCI_VENDOR_ID_VIA,
+                               PCI_DEVICE_ID_VIA_VT8237A_LPC, 0);
+       if (!pdev)
+               return;
+
+       pci_write_config8(pdev, 0x55,  route[0] << 4);
+       pci_write_config8(pdev, 0x56, (route[2] << 4) | route[1]);
+       pci_write_config8(pdev, 0x57,  route[3] << 4);
+
+       /* Enable INT[E-H] mapped to INT[A-D] for simplicity */
+       pci_write_config8(pdev, 0x46,  0x00);
+}
+#endif

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to