the following patch was just integrated into master:
commit 25fcc40db87b15a123d70cf64297a3ed08b31979
Author: Kyösti Mälkki <[email protected]>
Date: Wed Apr 11 12:19:03 2012 +0300
Convert AOpen DXPL Plus mainboard to CAR
Tested on real hardware, mainboard with dual Xeon P4 HT CPUs
requires cache-as-ram init code with AP SIPI protocol.
Also enable 2nd CPU and PATA and clean-up Kconfig and ACPI.
Change-Id: I415482f3af22df79d82492c49aed83549f29aa56
Signed-off-by: Kyösti Mälkki <[email protected]>
See http://review.coreboot.org/886 for details.
-gerrit
--
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot
