Stefan Reinauer ([email protected]) just uploaded a new patch set to 
gerrit, which you can find at http://review.coreboot.org/1824

-gerrit

commit e456fecb3c98217c6bd8e97430368e0738a379ef
Author: Marc Jones <[email protected]>
Date:   Wed Jul 11 16:30:28 2012 -0600

    pei_data.h: Fix comment
    
    I added a comment to the pei_data.h to remind users about
    how the OC pins are mapped.
    
    Change-Id: I4d74eb69fc78816a69e61260c2c9b2b3e58cafec
    Signed-off-by: Marc Jones <[email protected]>
---
 src/northbridge/intel/sandybridge/pei_data.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/src/northbridge/intel/sandybridge/pei_data.h 
b/src/northbridge/intel/sandybridge/pei_data.h
index 5bb3b38..34adddc 100644
--- a/src/northbridge/intel/sandybridge/pei_data.h
+++ b/src/northbridge/intel/sandybridge/pei_data.h
@@ -79,6 +79,9 @@ struct pei_data
         *  [1] = overcurrent pin
         *  [2] = length
         *
+        * Ports 0-7 can be mapped to OC0-OC3
+        * Ports 8-13 can be mapped to OC4-OC7
+        *
         * Port Length
         *  MOBILE:
         *   < 0x050 = Setting 1 (back panel, 1-5in, lowest tx amplitude)

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to