-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1
Any further updates on Intel contributions to the source tree regarding the sandybridge arch. particularly the C600 chip-set for the current Dual Xeon boards. Seen as Supermicro mainly has the monopoly on these type of high end boards now coreboot would reach a massive market with support for this chip-set. I have tried to get coreboot working on the X9DAi board but without luck, well i say that but i did get it to boot. cant seem to get all elements of the board working though. TPM dont seem to work if the module has not already had its ownership claimed. Trying to get data sheets on how to put that into the coreboot source seems impossible. I think Intel need put in a bit more regarding this hence my question. Also i am having difficulty getting the memory interleave working, i think it might be a kernel issue or graphics driver rather than coreboot, seems like they try to read the conventional memory model and addressing gets messed up somewhere, somehow. just thought i would mention it. - -- Regards F1R31C3R M6EFCZ Chris -----BEGIN PGP SIGNATURE----- Version: GnuPG v2.0.22 (GNU/Linux) Comment: Using GnuPG with Thunderbird - http://www.enigmail.net/ iQEcBAEBAgAGBQJSjYiLAAoJEBzkvPKQNuh2OeQIAJ3XXuc+LmCUZq2LJRAj0Z2p YbKoG7l4eOGe36lzlbjNUpxrLz+9Yfs9cfkceLP00BEEzVAnGjupzgNKnP+6+ATr 9j7DOINAvlvN3Kui3yRhtbvkjTGmL0lqiEUq8oCcQ9hpm1PNRkdN//6RT5EnNB2a FOFJlwQPcoK+g6oruB7kr3kCkYbVXxcQkNrv3+w5QqJRf2uohpzTJMdcsweDm4f3 MeDx+zVl7FdRaao+CAX2TQyrtOEMAB6L6l1jViTMjGAQUJzowt/YLIJJf+ZK9pj3 V1dJ4iSoEQC6D4hbgd5g6Nfxf/LNYa+Q71xxsCP4B4fpq/1QfFNWQWMGKC4pTAs= =4+k0 -----END PGP SIGNATURE----- -- coreboot mailing list: [email protected] http://www.coreboot.org/mailman/listinfo/coreboot
