On 21.09.2014 04:12, ron minnich wrote:
> Here's the problem. There is caching of the DRAM configuration going
> on. So, a restart is not stateless.
> 
> I would be happier if you could guarantee that the mrc cache is
> disabled, or never used, each time you change the dram setup (move
> DIMMs, whatever). Because from your earlier description it sounds to
> me like that is skewing your tests.
> 
> If this makes no sense let me know.
> 
Cache is discarded if SPD is changed. But the easy way to be sure is to
delete mrc.cache in cbfs.
@Mono: Do you come to Prague?
> 
> ron
> 


Attachment: signature.asc
Description: OpenPGP digital signature

-- 
coreboot mailing list: [email protected]
http://www.coreboot.org/mailman/listinfo/coreboot

Reply via email to