Hello
I can mistake, but, probably Baytrail LPSS DMA's size in
soc/intel/fsp_baytrail/acpi/lpss.asl should be equal 0x4000 instead of 0x1000
now.
That size appears in
...coreboot boot log:
PCI: 00:18.0
PCI: 00:18.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags
200 index 10
PCI: 00:18.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags
200 index 14
PCI: 00:1e.0
PCI: 00:1e.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags
200 index 10
PCI: 00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags
200 index 14
...acpi dump from Intel NUC 3815:
DefinitionBlock ("", "DSDT", 2, "INTEL", "DE3815TY", 0x01072009)
<...>
Device (GDM1)
{
Name (_HID, "INTL9C60" /* Intel Baytrail SOC DMA Controller */) //
_HID: Hardware ID
Name (_DDN, "Intel(R) DMA Controller #1 - INTL9C60") // _DDN: DOS
Device Name
Name (_UID, One) // _UID: Unique ID
Name (RBUF, ResourceTemplate ()
{
Memory32Fixed (ReadWrite,
0x00000000, // Address Base
0x00004000, // Address Length
_Y24)
Interrupt (ResourceConsumer, Level, ActiveLow, Exclusive, ,, )
{
0x0000002A,
}
})
...here:
https://github.com/tianocore/edk2/blob/master/Vlv2DeviceRefCodePkg/AcpiTablesPCAT/PchLpss.asl#L24
---
Alex.
--
coreboot mailing list: [email protected]
https://www.coreboot.org/mailman/listinfo/coreboot
