First email thread to read ([coreboot] Intel Leaf Hill Coreboot Trouble): https://mail.coreboot.org/pipermail/coreboot/2017-September/085210.html
Second community thread to read (to get the idea about APL-I IFWI): https://embedded.communities.intel.com/thread/13129 Please, let us know if these threads are helpful! Zoran On Mon, Nov 20, 2017 at 1:58 PM, chinmoy ghosh <[email protected]> wrote: > It is a appoloke soc . > I am able to do make but it is only compiling ramstage/* . > I want to compile ./src/soc/intel/common/block/i2c/lpss_i2c.c and which > is linked from Appololake SOC. In menuconfig , i can't select the > Appololake SOC . > Any help . > > Regards > Chinmoy > > On Mon, Nov 20, 2017 at 6:04 PM, Naresh G. Solanki < > [email protected]> wrote: > >> Hi Chinmoy, >> >> Which main board are you trying to build? >> >> Did you had chance to go through the core boot wiki: >> https://www.coreboot.org/Developer_Manual >> >> Regards, >> Naresh >> >> On Nov 20, 2017 4:14 PM, "chinmoy ghosh" <[email protected]> >> wrote: >> >> Hi , >> I need to compile intel /apollolake SOC but in menuconfig i am not able >> to see. How to compile that ? >> Thanks in Advance >> Chinmoy >> >> -- >> coreboot mailing list: [email protected] >> https://mail.coreboot.org/mailman/listinfo/coreboot >> >> >> > > -- > coreboot mailing list: [email protected] > https://mail.coreboot.org/mailman/listinfo/coreboot >
-- coreboot mailing list: [email protected] https://mail.coreboot.org/mailman/listinfo/coreboot
